HomeworkLib
Question

The handheld in previous question uses a microcontroller with a 12‐bit address bus.  The memory chips selected...

The handheld in previous question uses a microcontroller with a 12‐bit address bus.  The memory chips selected have a size of 4K×4 bits.  If the handheld device is to have a maximum amount of addressable memory, how many memory chips are required per device?

engineering   Electrical-Engineering   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

0 0
Add a comment
Know the answer?
Add Answer to:
The handheld in previous question uses a microcontroller with a 12‐bit address bus.  The memory chips selected...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many...

    Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many address lines are needed to select one of the memory chips? Suppose a system has a byte-addressable memory size of 4GB. How many bits are required for each address? Suppose that a system uses 16-bit memory words and its memory built from 32 1Mx 8 RAM chips. How large, in words, is the memory on this system? Suppose that a system uses...

  • A mechatronics project based on general microcontroller has 8 bit data bus and 16 bit address...

    A mechatronics project based on general microcontroller has 8 bit data bus and 16 bit address bus. It is required to have access to the following devices: ? 1 Rom of size 8 Kbytes ? 1 RAM of size 16 Kbytes ? 4 Analog to digital converter. Each one has a data bus of 1 byte and register space of 8 data bytes ? 1 Digital to analog converter that has 8 bits data.? 4 display LEDs and 4 different...

  • Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses...

    Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses isolated I/O. It has: 1128 bytes of PROM starting at address 00H (H meaning in hexadecimal) constructed usin ( one 64x8 chip and multiple 32x2 chips; g (2) 96 bytes of RAM constructed 32x4 chips; (3) an output device with a READY signal at address ABH; (4) an input device with a READY signal at address CDH; (5) a bidirectional input/output device with a...

  • Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in...

    Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in the text book is available in a single chip. How many of these chips are needed to implement a 16x12 memory system? What is the total number of D FFs used for this memory system? b) Find the number of cells in a memory chip that has capacity of 32 Kilobits and is organized as 16-bit cells. How many address and data pins does...

  • Q2. (4 pts) A certain microprocessor (uP) has a 37-bit address bus and a 32-bit wide...

    Q2. (4 pts) A certain microprocessor (uP) has a 37-bit address bus and a 32-bit wide data bus. Here, similar to Q1, we are using byte packing, that is, we should be able to access each byte in the memory. Assume that you are using a memory chips organized as 128K by 8 bits. Q2-1.Divide the 37-bit address lines into page number bits, offset bits and byte address bits. Q2-2.How many 128K by 8 memory devices would you need to...

  • Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all...

    Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all registers, including PC and SP, being 18 bits long. The smallest addressable unit in memory is an 8-bit byte. A. (4 points) What is the size of HYP18's address space in bytes and KB? How many address lines does HYP18 require? Address space: Bytes Address space: KB (KiloBytes). Address bus lines: B. (6 points) Assume that first quarter of the address space is dedicated...

  • Suppose that we have a computer system using 32-bit logical address and 46–bit physical address. It...

    Suppose that we have a computer system using 32-bit logical address and 46–bit physical address. It also uses paging for memory management with a single-level page table organization. The page size is 4K bytes and each page table entry is 32 bits or 4 bytes in size. Calculate the number of bits in each field in the logical address, the size in bytes of the page table, and the number of frames.

  • Question 3. A computer has a memory space of 16 GB. a) How many address lines...

    Question 3. A computer has a memory space of 16 GB. a) How many address lines are required to span this address space, assuming it is byte- addressed? b) This computer has a block of 4 GB 32-bit-wide memory built using 512 MB static RAM chips that are each 8 bits wide. How many RAM chips are required to implement the memory?

  • Consider a virtual memory system with the following properties: 36 bit virtual byte address, 8 KB...

    Consider a virtual memory system with the following properties: 36 bit virtual byte address, 8 KB pages size, and 32 bit physical byte address. Please explain how you determined your answer. a. What is the size of main memory for this system if all addressable frames are used? b. What is the total size of the page table for each process on this processor, assuming that the valid, protection, dirty, and use bits take a total of 4 bits and...

  • Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle...

    Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line. (a) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT