Question

Q4. 13 Marksl For 8085-based system, design a memory system using 8K 8-bit ROM +8-bit RAM ICs to form 24K* 8-bit ROM and 24K
0 0
Add a comment Improve this question Transcribed image text
Answer #1

&8-bit Ro Rot 2uk-b- busn intertocing 2ux 2x210 2uk 2am Interfac to Soss means we IS Lin to need no. chips 3 Ckips Partial ahAs tu Ap LoM A13 Al4- 2xu decoder Σr RAH Do t D RAr AB Aiu -Do- EAM Sh A17 Alu-Do RAM Ση A3 Alu

Add a comment
Know the answer?
Add Answer to:
Q4. 13 Marksl For 8085-based system, design a memory system using 8K 8-bit ROM +8-bit RAM...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • can you explain the solution step by step? I don't understand any.. 3. [Memory Design] Build a 2K*16 bit ROM using any number of lK*8 bit ROMs The block you use to represent 2K* 16 ROM should hav...

    can you explain the solution step by step? I don't understand any.. 3. [Memory Design] Build a 2K*16 bit ROM using any number of lK*8 bit ROMs The block you use to represent 2K* 16 ROM should have a 11-bit wide address input, a chip-select (CS) input, and a 8-bit wide data output. (Hint: A[9:0]: 10-bit address input, CS: a 1-bit chip-select input, Dout[7:0]: 8-bit data output.) 10 A[9:0] 1K X8 8 Dout 7:0 ROM CS 1 Ans: A19:0 49이...

  • 3. It is desired to design an 8x2 (8 words each 2 bit long) NAND-based ROM...

    3. It is desired to design an 8x2 (8 words each 2 bit long) NAND-based ROM that serves as a lookup table to implement a full-adder. Represent the row decoder as a "block diagram" (you need to label the block clearly, # of inputs, # of outputs, etc...). Everything else needs to be circuit-designed

  • 5 Pages No. 4 Points Design ques tion . (19 points) 6. 4bits RAM memory chips...

    5 Pages No. 4 Points Design ques tion . (19 points) 6. 4bits RAM memory chips to design tempt we use some 2K * In a computer, a 2K 8bits main memory module. Using the bit expansion method to expand er the the capacity of storage . nts) Answer the questions as follows : (1) How many 2K*4bits memory chips should be used? (4 pointsl are (2) How many address lines and data lines are there in memory system. (4...

  • A computer system has a 20-bit address bus and can address an 8-bit wide memory. The...

    A computer system has a 20-bit address bus and can address an 8-bit wide memory. The memory of this computer system contains 64 Kbytes of ROM and 256 Kbytes of RAM. The ROM and RAM form a contiguous block of memory starting at address 0. What is the maximum number of addressable memory locations can this computer system address? Give your answer in power of 2. Draw a memory map for the computer system. Indicate the starting and ending addresses...

  • Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses...

    Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses isolated I/O. It has: 1128 bytes of PROM starting at address 00H (H meaning in hexadecimal) constructed usin ( one 64x8 chip and multiple 32x2 chips; g (2) 96 bytes of RAM constructed 32x4 chips; (3) an output device with a READY signal at address ABH; (4) an input device with a READY signal at address CDH; (5) a bidirectional input/output device with a...

  • 2. Design a 1 bit full adder (inputs:A,B,CARRY_IN - outputs:SUM,CARRY_OUT) using: (a) basic CMOS gates: inverter,...

    2. Design a 1 bit full adder (inputs:A,B,CARRY_IN - outputs:SUM,CARRY_OUT) using: (a) basic CMOS gates: inverter, NOR and NAND gates (b) complex CMOS logic gates and inverters (c) compare the difference in transistor counts (d) assuming all transistors are the same size and kn'= kp', which version of the function do you expect to be faster? Why?

  • 7. Memory. A ROM chip with a size of 8 words by 4 bits is shown...

    7. Memory. A ROM chip with a size of 8 words by 4 bits is shown in the figure below. Please use this ROM chip, implement the following four logic functions by using the dot-notation. You can mark a dot to indicate that particular cell stores a value of 1. Note: in the following figure, A is the least significant bit of the address input. (10 points) F1= ABC +A C F2= ABC +BC F3= AC + B F4- ABC...

  • Problem 3.0 (25 Points) Design and sketch a 1K x 8 RAM memory system using 1K...

    Problem 3.0 (25 Points) Design and sketch a 1K x 8 RAM memory system using 1K x 2 RAM chips

  • Design 3- to – 8 decoder using logic gates with enabler, AND, NOT, etc..? Design 3- to – 8 decode...

    Design 3- to – 8 decoder using logic gates with enabler, AND, NOT, etc..? Design 3- to – 8 decoder using only two 2-to-4 decoders graphical blocks, use enabler input? a) Design a 3-bit ripple-carry adder using AND, OR, NOT, EXOR, etc.; include carry-in (Cin), carry-out (Cout) and overflow input/output signals? Note: Design for 1-bit first, then extrapolate to 4-bit using 1-bit full-adder graphical block. Design a 3-bit ripple-carry subtractor using AND, OR, NOT, EXOR, etc..; include carry-in (Cin), carry-out...

  • Consider a RAM system of size 64 Kbytes. For each of the following cases show how...

    Consider a RAM system of size 64 Kbytes. For each of the following cases show how this RAM can be built. Draw a MEMORY MAP showing which chips are used for which range of addresses. Draw a NEAT drawing (employ the use of drawing aids such as rulers, templates, etc.) showing how the chips are connected to the address decoder and the CPU address, data, and control lines: (a) Use memory chips each having 8K x 8 bits. (b) Use...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT