Problem

A CPU produces the following sequence of read addresses in hexadecimal: 54, 58, 104, 5C, 1...

A CPU produces the following sequence of read addresses in hexadecimal: 54, 58, 104, 5C, 108, 60, F0, 64, 54, 58, 10C, 5C, 110, 60, F0, 64

Supposing that the cache is empty to begin with, and assuming an LRU replacement, determine whether each address produces a hit or a miss for each of the following caches: (a) direct mapped in Figure 1, (b) fully associative in Figure 2, (c) two-way set associative in Figure 3.

Figure 1 Direct Mapped Cache

Figure 2 Fully Associative Cache

Figure 3 Two-Way Set-Associative Cache

Step-by-Step Solution

Request Professional Solution

Request solution!

We need 10 more requests to produce this problem solution. Share with your friends to get the problem solution faster!

0 /10 have requested this problem solution

Request! (Login Required) Share with friends


Once 10 people have made a request, the problem solutions will be available in 1-2 days.
All students who have requested the problem solution will be notified once they are available.
Add your Solution
Textbook Solutions and Answers Search
Solutions For Problems in Chapter 12