Given byte-addressable computer with 24bit address.
Its meaning is that the computer has word size of 1 byte.
24 bit address means the main memory instructions size is of 24 bit address.
In direct mapping cache memory
Tag bit | cache line offset bit | block offset bit |
<------------------------- 24 bits ------------------------------------------------------------------->
here given that computer has block offset of 32 bytes. means it will be represented by 5 bit of data for block offset.
Cache is capable of storing 64K (216) Bytes of data, it can be represented by 16 bit of the data
As there is only 3 fields and total bits is 24 bits . Therefore tag bit can be calculated as 24 - 16 - 5 = 3 bit. 3 bits assigned for the tag field.
Tag field (3 bit) | Line offset (16 bit) | Block offset (5 bit) |
<------------------------------- 24 bits ----------------------------------------------------------->
For the directmapping, the format of the memory address is as follows
3 bits for the tag field
16 bits for the cache block number
and 5 bits for the block offset.
Hope you find this answer helpful. Vote up. Thanks
Question 28 7 pts Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing...
29 pls clesr ans
the average access time for the processor to access an item? 29ns Question 29 7 pts Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64K bytes of data, and blocks of 32 bytes. If the computer uses direct mapping, the format of the memory address is as follows: bits for the tag field, bits for the cache block number, and bits for the block offset. Question 30 7 pts...
Memory Hierarchy and Cache Consider a computer with byte-addressable memory. Addresses are 24-bits. The cache is capable of storing a total of 64KB of data, and frames of 32 bytes, Show the format of a 24-bit memory address for: a- Direct mapped cache b- 2-way associative cache c- 4-way associative cache d- For each type of cache above, indicate where would the reference memory address 0DEFB6 map
pls both 31
Question 31 10 pts Suppose we have a byte-addressable computer using 4-way set associative mapping with 24-bit main memory addresses and 64 blocks of cache. Suppose also that a block contains 32 bytes. The size of the block offset field is bits, the size of the set field is bits, and the size of the tag field is bits. Question 32 1 pts is the oldest and most cost-effective of all mass-storage devices. Magnetic tape Compact dick...
please answer
$5 UXIF map in the computer uses direct mapping Question 18 5 pts Suppose we have a byte-addressable computer using 2-way set associative mapping with 16-bit main memory addresses and 32 blocks of cache. Suppose also that each block contains 8 bytes. The size of the block offset field is bits, the bits. size of the set field is bits, and the size of the tag field is 5 pts Question 19 Suppose we have a byte-addressable computer...
Question 29 7 pts Suppose we have a byte-addressable computer with a cache that holds 8 blocks of 4 bytes each. Assuming that each memory address has 8 bits, to which cache block would the hexadecimal address Ox1F map if the computer uses direct mapping?
Suppose a computer using direct mapped cache has 232 byte of byte-addressable main memory, and a cache of 1024 blocks, where each cache block contains 32 bytes. a. How many blocks of main memory are there? b. What is the format of a memory address as seen by the cache, i.e., what are the sizes of the tag, block, and offset fields? c.To which cache block will the memory address 0x000063FA map?
Suppose a computer using a fully associative cache has 232 bytes of byte-addressable main memory and a cache of 1024 blocks, were each cache block contains 32 bytes. Consider a memory address as seen by the cache. How many bits are in the tag field?
Consider a system with 24 bit addresses, 128 KB cache with 32 byte lines using direct mapping. Divide the address below labeling each part of the address and specify the size of each field in bits. Tag? Line? Offset?
Problem 6. Suppose we have a computer with 32 megabytes of main memory, 256 bytes of cache, and a block size of 16 bytes. For each configuration below, determine the memory address format, indicating the number of bits needed for each appropriate field (i.e. tag, block, set, offset). Show any relevant calculations. Direct cache mapping and memory is byte-addressable a) Direct cache mapping and memory is word-addressable with a word size of 16 bits b) c) 2-way set associative cache...
QUESTION 2 Suppose a computer using direct mapped cache has 216 bytes of byte-addressable main memory and a cache of 64 blocks, where each cache block contains 32 bytes. a. How many blocks of main memory are there? b) What is the format of a memory address as seen by the cache, (include field names and their sizes) c) To which cache block will the memory address (F8C916 map? What address in that block does it map to?