Question

3. (20 pts.) The component AC specifications on the right apply to the datapath on the left. Assume routing delays are negligible, and the paths that include the interface data and control signals have no timing marginality. In addition, once the layout of this datapath on the Printed Circuit Board (PCB) is analyzed, it is discovered that CLK arrives at RA and RB 40 ps before it arrives at RC and RD (clock skew of 40 ps exists from RA,RB to RC,RD.) 1(7:0 1217:0) omponent AC Timin ns Synchronous tp-minaxtsutho 2 1 Components RA, RB RC, RD SB 1:0) xy90 130 Xy 150 50 EN1 RA (8 br AB (8 bit CLK Combinational Components Adder Subtracter 4-to-1 MUX (ps) tpmax(ps) 200 290 30 400 510 60 0070 RD (8 bit) 01 7:0 02 7:0) The maximum possible clock frequency, fmax, that ensures correct data transfer among the datapath registers in this circuit is 1.25 GHz. You have also been provided that the worst case hold-timing slack in the circuit is 0 (no margin). What are the values of the two timing specifications in the data sheet, x and y? Show all details of your analysis for full credit.

Answer 1

Ra, RB to Rc, RoJ .. analyse the t ot Qny Gaauit, J we have o Conside Sdup and Violati on I D 20 ろ 20 30 ts Toathe gu tcheo in the output , the dota wmuuit he Reach be le than T-tsu.whac TCdK time peurd whae tpman the porpagatom delay ottaed by flip-flop but given that thaei a40 ps deau

2 0 So oPs 4oo PS Cartu e Rc,RD o uoPs odwaud oe Pma Now , We have 1o adi that tskew em lHs Fit Setup anauy we hawe 690 510 t t Pman m. Nbw the

dtdea launch (Ra,Rs RCI Cop ui e t hold (Re, R skeuw (RA, RB) aunch 40o thold tsk ew 130 -40 30te mn (Ac, RD)

Pmad CPS mun Ps tho Su 1 6O 90 130 6o 6I 0 S o