Question

The address range for a memory block is from $00000 to $1FFFF. Determine the data size...

The address range for a memory block is from $00000 to $1FFFF. Determine the data size and also the starting and the ending addresses in decimal code.

0 0
Add a comment Improve this question Transcribed image text
Answer #1

The address range for a memory block is from $00000 to $1FFFF.

Its decimal code for starting address is 0. and for ending address is (1*164 + 15*163 + 15*162 + 15*16 + 15) = (131071)10.

The number memory units addressable with these number of addresses are : (131071 - 0)+1 = 131072 addressable units(Bytes or words). So, size of the memory block is : 131072 addressable units.

Add a comment
Know the answer?
Add Answer to:
The address range for a memory block is from $00000 to $1FFFF. Determine the data size...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a...

    Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a 32 blocks direct mapped cache. The cache is initially empty. The following decimal memory addresses are referenced 1020, 1006, 1022, 5106, 994, and 2019 Map the addresses to cache blocks and indicate whether hit or miss. Note: You must use the hexadecimal approach in solving this question. You must also show the computations of dividing the memory address into tag bits, cache index bits,...

  • A computer system has a 20-bit address bus and can address an 8-bit wide memory. The...

    A computer system has a 20-bit address bus and can address an 8-bit wide memory. The memory of this computer system contains 64 Kbytes of ROM and 256 Kbytes of RAM. The ROM and RAM form a contiguous block of memory starting at address 0. What is the maximum number of addressable memory locations can this computer system address? Give your answer in power of 2. Draw a memory map for the computer system. Indicate the starting and ending addresses...

  • For a direct-mapped cache memory, the following data is given.                    Main memory              &nb

    For a direct-mapped cache memory, the following data is given.                    Main memory                                       Cache memory            Size = 64KB                                               Size = 128B           Block size = 8Bytes                                    Block size = 4Bytes Calculate the following: Number of blocks created in main memory. Number of blocks created in cache memory. The distribution of the address fields in the system. Q5. For a direct-mapped cache memory, the following data is given. Main memory Cache memory Size...

  • Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of...

    Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of memory address references, given as word addresses (in decimal, the byte-offset bits have been excluded from addresses). 1, 4, 8, 5, 20, 17, 4, 56, 9, 10, 43, 5, 6, 9, 17 For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with two-word blocks (two words per block) and a total size of 8 blocks....

  • What is the time for main memory to transfer a block of size 64 to main...

    What is the time for main memory to transfer a block of size 64 to main memory. The time for the address is 10 cycles, the time for data is 2 cycles. Solve for ​a) no optimization ​b) K= 4 ​c) M=4 ​d) K=2, M=2

  • Assume a memory model where you have a cache size of 4 blocks, a block size of 8, and addresses f...

    Assume a memory model where you have a cache size of 4 blocks, a block size of 8, and addresses from 0 through 511. Assume that the n-way associative cache and fully associative cache use a LRU (least recently used) eviction strategy. Consider the following sequence of memory accesses: 17, 66, 22, 66, 80, 41, 85, 66, 17, 104. (a) Show the updates to a 2-way associative cache in a table using a similar format to the table shown on...

  • Q4. An integer 0xAABBCCDD is stored in a memory address starting from 0x1000. If the machine...

    Q4. An integer 0xAABBCCDD is stored in a memory address starting from 0x1000. If the machine is a Big-Endian machine, what is the value stored in addresses 0x1000, 0x1001, 0x1002, and 0x1003, respectively? If the machine is a Little-Endian machine, how is this integer stored?

  • Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all...

    Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all registers, including PC and SP, being 18 bits long. The smallest addressable unit in memory is an 8-bit byte. A. (4 points) What is the size of HYP18's address space in bytes and KB? How many address lines does HYP18 require? Address space: Bytes Address space: KB (KiloBytes). Address bus lines: B. (6 points) Assume that first quarter of the address space is dedicated...

  • A primary memory system consists of 128 address bits. Each block within the cache is 256...

    A primary memory system consists of 128 address bits. Each block within the cache is 256 bytes. The total cache size is 131,072 bytes. What are the sizes of the tag and index in the cache? First, find the number of blocks. 128,000 bytes # Blocks = 256 bytes per block bort = 512 blocks Where does the 128,000 come from?? Now find the number of bits required to distinguish all the blocks. This is the index aka set size....

  • 2. A computer uses a memory with addresses of 8 bits. (What's the size of the...

    2. A computer uses a memory with addresses of 8 bits. (What's the size of the MM?) This computer has a 16-byte cache with 4 bytes per block. (How many blocks in the cache?) The computer accesses a number of memory locations throughout the course of running a program. Suppose this computer uses direct-mapped cache. a. What's the format of a memory address as seen by the cache ? Tag ? bits Block ? bits Offset ? bits b. The...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT