Question

Suppose that we have a computer system using 32-bit logical address and 46–bit physical address. It...

Suppose that we have a computer system using 32-bit logical address and 46–bit physical address. It also uses paging for memory management with a single-level page table organization. The page size is 4K bytes and each page table entry is 32 bits or 4 bytes in size. Calculate the number of bits in each field in the logical address, the size in bytes of the page table, and the number of frames.

0 0
Add a comment Improve this question Transcribed image text
Answer #1

ANSWER:

GIVEN THAT:

Calculate the number of bits in each field in the logical address, the size in bytes of the page table, and the number of frames.

Page Size = 4K bytes = 2^12. Thus offset = 12 bits. And page number = 32-12 = 20 bits.

So fields of logical address: Page Number = 20 bits and offset = 12 bits.

Page Table Size = Number of entries * size of each entry = 2^20 * 4 (each page table entry is 4 bytes in size)

Page Table Size = 2^24 = 4MB.

Frame Size = Page Size = 4KB = 2^12 bytes

Number of frames = Size of physical memory / frame size = 2^46 / 2^12 = 2^34.

Add a comment
Know the answer?
Add Answer to:
Suppose that we have a computer system using 32-bit logical address and 46–bit physical address. It...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • 6) Paging [26 pts] Suppose you have a computer system with a 38-bit logical address, page size of 16K, and 4 bytes per...

    6) Paging [26 pts] Suppose you have a computer system with a 38-bit logical address, page size of 16K, and 4 bytes per page table entry a) How many pages are there in the logical address space? Suppose we use two level paging and each page table can fit completely in a frame. [4 pts] How many pages? [2 pts] Show your calculations here: b) For the above-mentioned system, give the breakup of logical address bits clearly indicating number of...

  • 25. (10 points) In a certain computer system, the logical address is represented by 48 bits....

    25. (10 points) In a certain computer system, the logical address is represented by 48 bits. The page size is 1 MB (220 bytes). The system's physical address is represented by 32 bits. Each page table entry is 4 bytes. - Assuming a single-level conventional page table, how many bits are we going to have in the "page number" field? In the offset field? What is the total size of the page table? Show vour work. - Assuming a two-level...

  • Consider a computer system with a 32-bit logical address and 8-KB page size. The system supports...

    Consider a computer system with a 32-bit logical address and 8-KB page size. The system supports up to 1GB of physical memory. How many entries are there in a page table?

  • A certain byte-addressable computer system has 32-bit words, a virtual address space of 4GB, and a...

    A certain byte-addressable computer system has 32-bit words, a virtual address space of 4GB, and a physical address space of 1GB. The page size for this system is 4 KB. Assume each entry in the page table is rounded up to 4 bytes. a) Compute the size of the page table in bytes. b) Assume this virtual memory system is implemented with a 4-way set associative TLB (Translation Lookaside Buffer) with a total of 256 address translations. Compute the size...

  • Consider a simple paging system with the following parameters: 232 bytes of physical memory; page size...

    Consider a simple paging system with the following parameters: 232 bytes of physical memory; page size of 210 bytes; 216 pages of logical address space. How many entries in the page table? How many bits in each page table entry? Assume each page table entry contains a valid/invalid bit.

  • Q1. The logical address space in a computer system consists of 128 segments. Each segment can...

    Q1. The logical address space in a computer system consists of 128 segments. Each segment can have up to 32 pages of 8KB each. Physical memory consists of 4K number of blocks of 8KB each. Find out the maximum page table size for each segment, if each page table entry consists of frame address?

  • 1. Consider a simple paging system with the following parameters: 232 bytes of physical memory; page...

    1. Consider a simple paging system with the following parameters: 232 bytes of physical memory; page size of 210 bytes; 216 pages of logical address space. How many bits are in a logical address? How many bytes are in a frame! How many bits in the physical address specify the frame? How many entries are in the page table? How many bits are in each page table entry? Assume each page table entry contains a valid/invalid bit. 2. Consider a...

  • 1. Assume that your machine uses 16-bit virtual address and 14-bit physical address with 4KB page...

    1. Assume that your machine uses 16-bit virtual address and 14-bit physical address with 4KB page size. To get full credit, show your work. a. Show bits of the virtual address and physical address. b. What is the maximum program size that can be run in this machine? c. What is the maximum physical memory that this machine can have? d. Show the numbers of virtual pages and page frames. e. What is the table size if a page entry...

  • Address Translation Question [8 points] Suppose a computing system uses paging with a logical add...

    Address Translation Question [8 points] Suppose a computing system uses paging with a logical address of 24 bits and a physical address of 32 bits. The page size is 4KB. Answer each of the following. If an answer is a power of 2, you can leave it in the form of a power of 2. ... 2. [20 points] Memory address translation and TLB performance [8 points] Suppose a computing system uses paging with a logical address of 24 bits...

  • The RISC-V 32-bit architecture supports virtual memory with 32-bit virtual addresses mapping to 32-bit physical addresse...

    The RISC-V 32-bit architecture supports virtual memory with 32-bit virtual addresses mapping to 32-bit physical addresses. The page size is 4Kbytes, and page table entries (PTEs) are 4 bytes each. Translation is performed using a 2-level page table structure. Bits 31:22 of a virtual address index the first-level page table. If the selected first-level PTE is valid, it points to a second-level page table. Bits 21:12 of the virtual address then index that second-level page table. If the selected second-level...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT