Question

Design a clock generator that doesn’t have any input and a single output i.e. clock. The clock period is = 2033 sec.

Also provide verilog code .

Note : Provide screenshot of results if you can

Answer 1