Question

Goal You'll design and build a multifunction register. The register needs to meet the following requirements: 1) The register holds a 4-bit number named Q. 2) The register has a 2-bit control input, C, that selects the function that the register will perform on the next rising clock edge 3) The register has a 4-bit data input named B. ) One of the four functions that your register needs to be able to perform is to load B into the register. The other three functions that your multifunction register needs to perform is determined by the last three digits of your student ID# as shown in the following table: Increment Q 5) If your three last digits has a repeated, then use the next row in the table for the repeated digit unless it's already being used, in which case you'd continue on down the table until you have three unique functions. So for example, the digits 454 would choose functions 4, 5, and 6. The last three digits of my ID# are 631, so my four functions would be Load B (in other words, Q, B), 6 is Q-(Q OR B), 3 is Shift Q left, 1 is Q-Q. If my last three digits were 575, then I'd have Load, 5 is Q (Q AND B), 7 is Q (Q XOR B), and since 5 is repeated, I'd use 6 instead which is Q (Q OR B) You can decide which control bits correspond to which function. Just make sure to write them down so it's clear which function corresponds to which C value. So for my 361 example, I might use the following mapping: C 0 means Load, C 1 means OR, c 2 means Shift Left, and C-3 means NOT. 6) 7) Prelab Exercise 8) Draw the schematic for your multifunction register using the D-type register, 4-bit multiplexers, and whatever logic chips you need to implement your particular functions. In the book, they show you two ways to make a multifunction register: using muxes and using AND/OR gates. Use the muxes, it's simpler and we have them available. 9) Label the chips and pins on your schematic. 10) When you get to the lab, show your schematic to the TA before you start construction.

Answer 1

8483 82 B18D 100-100-100 1 1 /t ta of 0 1 1 0011 80 0000111 01 00-Di 80 Ro 0-0-0-0-0-0-0-0! 1100-1 0001111 0,82 o SU cument & tat table 6260

S,80 0 01 Mox) ass loaded at pin4 of mux

3 83 Co-o OR s Be B1 81 8 load B Go full adde (6+8) ดา 60 :03 80