Question

What is the frequeney o f2)? What is the duty cycle of the wav delay of 10 ns, what is the waveform on Q2. in terms of the clock frequency (e. f the waveform on Q27 If cach gate has a propagation e maximun delay to a valid count, and at what count Freure 26 27. Use the circuit of Figure 27 to answer these questions. asynchronous? Should CTEN be HI or LO so that the counter is operational? What is the maximum count from this circuit? Is this an up or down counter? If each gate has a propagation delay of 10 ns, what is the maximum delay to a valid count, and at what count? Draw one complete cycle for Q0 and Q 2 Figare 27 NCO 2 What is the modulus of this counter? Is this counter synchronous or asynchronous? Draw one complete cycle for QA, QB, QC, and QD. Which output line(s) contain glitches, and when? What is the frequency of the waveform on QC? What is the duty cycle of the waveform on QC? If each gate has a propagation delay of 10 ns, what is the maximum delay to a valid count, and at what count? 28. Use the circuit of Figure 28 to answer the following questions:

Answer 1

c Lock D, CIK CTEN ак CLEAR of . As the clock o both tu vetus is same the CLEAR hmetion u also Should be equal to CLOCk Also Clk。 (CL ock).(CTEN) s are used mexmmun count .com be 1 1

T bend slate digian, state digkom Present stat Next sate To stati table uue nud cle au NOolt) P, (t) : 00 (th) = NC, Lt) Stalu desnam

Statu clias us us et opeatingin