Question

QUESTION 18 The following is a valid instruction? ADD BL,CX True False QUESTION 19 The following is a valid instruction? SUB

0 0
Add a comment Improve this question Transcribed image text
Answer #1

18. Correct Instruction is ADD BL, BX as BX is the base register whereas CX is the count register.

       Answer : False

19. SUB 5, AL

     Syntax for SUB Instruction is SUB destination, source

     Destination cannot be 5

     Answer : False

20. ax and bx are 16 bit registers

mov ax, A

mov bx, B

add ax, bx

add ax, 30h

21. Extended Instruction Pointer(EIP) register has address of next instruction which is to be executed. EIP cannot be changes or accessed directly without the use of control statements such as jumps, loops, calls, etc

Example

JMPZ

LOOP X

22. 32 bit registers are eax and ebx

MOV eax, D

MOV ebx, A

add eax, ebx

MOV D, eax

Add a comment
Know the answer?
Add Answer to:
QUESTION 18 The following is a valid instruction? ADD BL,CX True False QUESTION 19 The following...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • True False questions 1.The instruction IDIV CX means that the quotient will be a 16 bit...

    True False questions 1.The instruction IDIV CX means that the quotient will be a 16 bit value 2.The MUL instruction sets the Overflow flag if the upper half of the product is equal to zero. 3.The MOV instruction doesn't change any flag 4.The following instructions will set the Carry flag: mov al,125 sub al, 4 5.After the following multiplication: mov al, 5 mov bl, 2 imul bl AH will be 0

  • Please answer the following Assembly x86 Questions with either TRUE or FALSE. 1. The PUSHAD instruction...

    Please answer the following Assembly x86 Questions with either TRUE or FALSE. 1. The PUSHAD instruction pushes all the 32-bit general-purpose registers on the stack. 2. The SS register points to the last value pushed on the stack. 3. The POP instruction copies a value from the stack to an operand, then it increments the stack pointer 4. When a macro is invoked, both CALL and RET instructions are needed. 5. When the instruction CALL runs, ESP always changes value....

  • Question 5 0.25 pts What is the value of the MemWrite control signal? Question 6 0.25 pts What is the value of the ALUSrc control signal? Add Add Sum--(1 4 Shift left 1 Branch MemRead Instruction [6-...

    Question 5 0.25 pts What is the value of the MemWrite control signal? Question 6 0.25 pts What is the value of the ALUSrc control signal? Add Add Sum--(1 4 Shift left 1 Branch MemRead Instruction [6-0] ControMemtoReg MemWrite ALUSrc RegWrite Instruction [19-15]Read Read register 1 Read Read data! PCaddress Instruction [24-20] Zero ALU ALU result register 2 Instruction 31-0 Instruction [11-7 Read1 Address data | Write Read register daiaALU | M Instruction memory Write data Registers Write Data data...

  • 1.) a.) Using the simplified instruction set shown for part b, write code for the following....

    1.) a.) Using the simplified instruction set shown for part b, write code for the following. Suppose memory locations 1400 to 1449 contain 16-bit words. Each word represents 2 ASCII characters. Write code to read in and write out these 100 characters. Left-side character from location 1400 should be first, right-side character from location 1400 should be second, and remaining characters follow in numeric order. Assume you have access to 4 registers: R1, R2, R3, R4. Each register holds one...

  • Assembly lang multiple choice Suppose we have the following pseudo-instruction in our program: push {r0, r2,...

    Assembly lang multiple choice Suppose we have the following pseudo-instruction in our program: push {r0, r2, r4} ..... Which of the following instructions would be the appropriate instruction to use when cleaning up the stack space used by the three register values that were pushed onto the stack? Group of answer choices sub sp, #12 add sp, #12 add lr, #12 2) Suppose we are comparing registers R1 and R2 and we want to branch if equal to the label...

  • 1) We would like to design a bus system for 32 registers of 16 bits each....

    1) We would like to design a bus system for 32 registers of 16 bits each. How many multiplexers are needed for the design? Select one: 5 16 1 4 32 2) The basic computer can be interrupted while another interrupt is being serviced. Select one: True False 3) If the Opcode bits of an instruction is 111, then the basic computer instruction type is either memory-reference or input-output. Select one: True False 4) The content of AC in the...

  • Need help on Assembly language 1.Solve the following conditions: A. Suppose AL contains 11001011 and CF...

    Need help on Assembly language 1.Solve the following conditions: A. Suppose AL contains 11001011 and CF = 1.    Give the new contents of AL after each of the following instructions is executed.    Assume the above initial conditions for each part of this question. a. SHL AL,1 b. SHR AL,1 c. ROL AL,2 d. ROR AL,3 e. SAR AL,2 f. RCL AL,1 g. RCR AL,3 B. Suppose EAX contain ABCDH.    Show the contents of BX and CX after...

  • explain why 5. Which of the following are TRUE for the X86 call instruction? (A) Branches...

    explain why 5. Which of the following are TRUE for the X86 call instruction? (A) Branches to a specified address: (B) Pushes the instruction pointer value onto the stack; (C) Its target address may be specified in a general-purpose register; (D) Pushes flag registers onto the stack. Answer: Questions 6 - 10. True/False (Total 25 points. 5 points/question) Write T (True) or F (False) on the blank before each statement. 6. The results of code fragment sizeof(int*)=sizeof(int) depends on the...

  • it is the same question A block diagram of MIPS architecture is given below. What is...

    it is the same question A block diagram of MIPS architecture is given below. What is the value of the control bit for each MUX during the execution of the given instruction? Note, you may use N/Aif MUX output is not usefu Add MUX 4 ALU Add, result Shift left 2 RegDst Branch MemRead Instruction (31-26] Control Memto Reg ALUOP Mem Write ALUSrc RegWrite Instruction [25-21) PC Read address Instruction (20-16] MUXT Read register 1 Read Read data 1 register...

  • 796 Question 11 1 pts IfA=0,B-1, and Con=1 for the following diagram, which statement is true?...

    796 Question 11 1 pts IfA=0,B-1, and Con=1 for the following diagram, which statement is true? se Cin •Cout OS-O and Cout=0 OS-1 and Cout=0 O SEO and Cout=1 O S= 1 and Cout=1 1 pts Question 12 How many of the following statements are true regarding signed numbers as implemented in the MIPS architecture? Stop sharing Il Proctorio is sharing your screen. • 2n-1 cannot be represented. The most significant bit is used to represent the sign of the...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT