HomeworkLib
Question

4 BIT ALU due 4/24 Midnight Implement a 4 bit ALU as covered in class. INPUTS:...

4 BIT ALU due 4/24 Midnight Implement a 4 bit ALU as covered in class. INPUTS: A – 4 bit 2’s complement number B – 4 bit 2’s complement number Control – determines ALU functionality OUTPUT: If control = 00, then output = A AND B If control = 01, then output = A OR B If control = 10, then output = A ADD B If control = 11, then output = A SUBTRACT B REQUIREMENTS: 1) You are only allowed to use Logisim’s AND, OR, NOT and XOR gates. However, you may use these gates to build more advanced circuits, like adders and multiplexers. 2) You are NOT allowed to use Logism’s built in circuits (i.e. adders and multiplexers) however, you are allowed to create your own. 3) The 4 bit ALU is to be built using subcircuits as shown in class. You are to build the 4 bit ALU using the following component subcircuits: a) Full Adder b) 2 line Multiplexer c) 4 line Multiplexer d) 1 bit ALU 4) When complete, zip your CIRC file using the following convention: CS240_Lastname_Firstname.zip and upload it to blackboard.
engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Request Professional Answer

Request Answer!

We need at least 10 more requests to produce the answer.

0 / 10 have requested this problem solution

The more requests, the faster the answer.

Request! (Login Required)

All students who have requested the answer will be notified once they are available.
Know the answer?
Add Answer to:
4 BIT ALU due 4/24 Midnight Implement a 4 bit ALU as covered in class. INPUTS:...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Similar Homework Help Questions

  • Using logisim to create a 4bit controlled comparator ECFICATIONS NPUTS Create a cireuit in Logisi...

    Using logisim to create a 4bit controlled comparator ECFICATIONS NPUTS Create a cireuit in Logisim thait will take the following inputs 4 bit binary number :4 bit binary number Control where C-O, A and B will be treated as unsigned binary C-1,A and B will be treated as 2's complement signed binary (for example, the number 301 represents the value 5' it is treated as unsigned binary but it represents the value - if it is treated as 2's complemene...

  • Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL 1.3-input majority function 2.Condition...

    Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL 1.3-input majority function 2.Conditional inverter (see the table below: x - control input, y -data input). Do NOT use XOR gates for the implementation. Output 3. Two-input multiplexer (see the table below: x.y -data inputs, z- control input) Output 4. 1-bit half adder. 5. 1-bit full adder by cascading two half adders 6.1-bit full adder directly (as in...

  • In quartus prime Implement a 4-bit adder/subtractor using structural VHDL. The circuit will have two 4-bit...

    In quartus prime Implement a 4-bit adder/subtractor using structural VHDL. The circuit will have two 4-bit data inputs (A and B), a control line (add /sub), a 4-bit sum output (S), a carry-out bit (Cout), and an overflow flag. You need two VHDL files (fulladd.vhd) and (hybrid.vhd) to implement the design. VHDL code, fulladd.vhd, will implement a single-bit full adder. The VHDL file, hybrid.vhd, will create four instances of the single-bit full adder. Four XOR gates will be needed to...

  • Building and testing basic combinational circuits using Verilog HDL Description: Build and test t...

    Building and testing basic combinational circuits using Verilog HDL Description: Build and test the following circuits using gate-level modeling in Verilog HDL. 1. 3-input majority function. 2. Conditional inverter (see the table below: x - control input, y - data input). Do NOT use XOR gates for the implementation.    x y Output 0   y 1   y' 3. Two-input multiplexer (see the table below: x,y - data inputs, z - control input).     z Output 0 x 1 y 4. 1-bit half...

  • [Paperl (10 pts.) Design a circuit that takes in four 4-bit unsigned numbers, A (A3..Ao), B (B3.....

    [Paperl (10 pts.) Design a circuit that takes in four 4-bit unsigned numbers, A (A3..Ao), B (B3..Bo), C (C3-C), and D (D3..Do) and produces the 6-bit unsigned sum of those numbers. You should use three 4-bit adder blocks (74LS283's), and a minimal number of full adders or half adder build blocks. You should organize your adder circuits to perform as many additions in parallel (at the same time) as possible. Getting started: Write out the columns of addition and see...

  • PROBLEM STATEMENT The mini-calculator will use a small ALU to perform arithmetic operations on two 4-bit values which are set using switches. The ALU operations described below are implemented with a...

    PROBLEM STATEMENT The mini-calculator will use a small ALU to perform arithmetic operations on two 4-bit values which are set using switches. The ALU operations described below are implemented with an Adder/Subtractor component. A pushbutton input allows the current arithmetic result to be saved. An upgraded mini-calculator allows the saved value to be used in place of B as one of the operands. The small ALU that you will design will use the 4-bit adder myadder4 to do several possible...

  • 2. A 2xl mux has two single-bit inputs and one selector bit (S). Such a mux allows you to choose ...

    2. A 2xl mux has two single-bit inputs and one selector bit (S). Such a mux allows you to choose one of the single-bit inputs to appear at the output. Let's say, you want to use four 2x1 such multiplexers to construct a 4-bit 2X1 multiplexer with selector (S). Such a multiplexer can be used to choose among four 4-bit inputs (see figure below). If A, B are all 4-bit inputs and are connected to the inputs of the multiplexer....

  • 2. Consider two adders: a 64-bit ripple-carry adder and a 64-bit carry-lookahead adder with 4-bit blocks....

    2. Consider two adders: a 64-bit ripple-carry adder and a 64-bit carry-lookahead adder with 4-bit blocks. These adders are built using only two-input gates. Each two-input gate has an area of 15 um', has a 50 ps delay, and has 20 ff of total gate capacitance. You may assume that the static power is negligible. (a) Determine the area, delay, and power of the adders (operating at 100 MHz and 1.2 V). (b) Draw a table containing the area, delay...

  • Problem 3 - Arithmetie Logic Unit (ALU) Design us poins Design a 4-bit ALU that has two selection...

    Problem 3 - Arithmetie Logic Unit (ALU) Design us poins Design a 4-bit ALU that has two selection variables Si Design an optimized circuit (mus external gates for circuit B operates based on the function table given below. The arithmetic unit and So and generates the arithmetic operations given below. and generatest Use a 4-1 MUX block with Si So Cin = 1 F-A (complement) F = A+B (add) FB (transfer) F A+B F = A+ 1 (negate) F A+B+...

  • 2d) (10 pts) Design a 2-bit ALU using a 2-bit adder and multiplexors (muxes) for the...

    2d) (10 pts) Design a 2-bit ALU using a 2-bit adder and multiplexors (muxes) for the following operation table W X ALU operation 0 0 A +2 0 1 A & B (bit-wise) 1 0 B >> 1 (filled with 0) A-B Note: To make a connection, instead of drawing a line to make a connection, write a signal at each mux input using al, a, b1, b0, 0, or 1 and/or logic gates if needed. а0 b1 bo si...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT