Question

Q2. L. [5] Demonstrate how will you perform (1111) - (1110) using a circuit. Design a neat labelled block diagram to do this.

Please solve all parts of question 2

0 0
Add a comment Improve this question Transcribed image text
Answer #1

(6 X(A,B,C,D) , circuit is multiplexets (8X1) mox ĀŠČ Io + ĀĞc II + Ā B C Iz tà Bc I 3 + A5ć I4 + A 6c Is + ABC 16 + ABC IG Ā

Add a comment
Know the answer?
Add Answer to:
Please solve all parts of question 2 Q2. L. [5] Demonstrate how will you perform (1111)...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • computer orgnazation Given below are block/circuit diagrams of combinational circuits in Figures 1 and 2. a)...

    computer orgnazation Given below are block/circuit diagrams of combinational circuits in Figures 1 and 2. a) Obtain the Truth Table for the output X (A, B, C, D) where A, B, C are the selector variables and D is the input given to the lines in Figure 1. What is the name of the circuit? [1.5] b) Write the expression for X (A, B, C, D) for Figure 1. Also write Tv (A,B,C,D) [2] c) In Figure 2, what is...

  • QUESTION 2 (40 MARKS) Figure Q2 show Binary to Gray code converter block diagram. Based on...

    QUESTION 2 (40 MARKS) Figure Q2 show Binary to Gray code converter block diagram. Based on that figure, design: (a) Circuit using logic gates. Obtain the truth table and represent Yo, Y1, Y2 and Y3 in minimized SOP Boolean algebra term. Draw the circuit using logic gates (CO2:P03 - 20 Marks) (b) Circuit using 8 to 1 Multiplexer with A, B, C as a data selector. Obtain the truth table of each multiplexer. Draw the circuit using 8 to 1...

  • ECE 1552- Summer 2019 Homework 2: Solve all questions. HW is to be turned in as a PDF or word document on canvas. Show...

    ECE 1552- Summer 2019 Homework 2: Solve all questions. HW is to be turned in as a PDF or word document on canvas. Show all working. Answers provided should be typed or written CLEARLY 1: Find a function to detect an error in the representation of a decimal digit in BCD. In other words, write an equation with value 1 when the inputs are any one of the six unused bit combinations in the BCD code, and value 0 otherwise...

  • Please solve Q1 and Q2 Complete the following homework problems. Show all work (making answers for...

    Please solve Q1 and Q2 Complete the following homework problems. Show all work (making answers for clarity sure it is legible) and circle all Problem 1 w3 X A w4 w1 C D Y w2 Determine Boolean functions for intermediate outputs wl,w2,w3, and w4 as well as the output signals X and Y. b) a) Construct a truth table showing the intermediate outputs wl,w2,w3, and w4 as well as the output signals X and Y Use K-maps to find simplified...

  • Referring to the circuit in Figure 2 and the corresponding function table in Table 5 on...

    Referring to the circuit in Figure 2 and the corresponding function table in Table 5 on page 5, answer the following questions: a) Draw the state diagram of the circuit (b) (5 Marks) Work out the logic circuit for the Output Block using only NAND gates and inverters. (5 Marks) (c) Give a brief description on the functional characteristics of the circuit in Figure 2 (2 Marks) (d) Redesign the circuit using only one flip-flop and some logic gates. You...

  • Please solve this question clearly and step by step. Thank you 2. A truss assembly shown...

    Please solve this question clearly and step by step. Thank you 2. A truss assembly shown in Figure Q2 below is made of aluminum alloy that has a modulus of elasticity, E = 69 GPa. member is 225 mm2 The cross sectional area of each 4300 N (0, 40) m (40, 40) m 2 500 N 3 (0, 0) FIGURE Q2 Determine the global stiffness matrix for the truss assembly. a. [10 marks] Determine the displacement at node 3. b....

  • please fully explain all parts Question 1: Answer all eight parts of Question 1. All questions...

    please fully explain all parts Question 1: Answer all eight parts of Question 1. All questions carry an equal 5 marks. (i) What is the output voltage of the circuit shown in Figure 1.1? Assume ideal op- amp behaviour. 24 22 min m 10v lov o su Figure 1.1 (ii) Find the current in the 3 resistor in Figure 1.2. 20v – 30 20 Figure 1.2 - + ~ Fit to page Page view (ii) What is the current flowing...

  • please solve them all 2) For the circuit shown in Figure 1. Find the following: A....

    please solve them all 2) For the circuit shown in Figure 1. Find the following: A. How many independent loops are present in the circuit? B. How many nodes are present in the circuit? C. Write a KVL equation at every independent loop (mesh) in the circuit in terms of the indicated voltage and current variables. D. Write a KCL equation at every node in the circuit. Write those equations using the indicated voltage variables by incorporating Ohm's Law for...

  • Please fully answer BOTH parts of the question (a) and (b). a) Draw the high level...

    Please fully answer BOTH parts of the question (a) and (b). a) Draw the high level synthesized diagram of the following VHDL code. What does the following circuit do? Write the sequence of output generated by this circuit. library ieee; use ieee.std_logic_1164.all; entity sequence is port ( cout :out std_logic_vector (3 downto 0); clk :in std_logic; reset :in std_logic ); end entity; architecture rtl of sequence is signal count :std_logic_vector (3 downto 0); begin process (clk) begin if (rising_edge(clk)) then...

  • PLEASE SOLVE QUESTION NUMBER 2 ONLY, MAKE SURE ALL PARTS IN QUESTION 2 ARE SOLVED. THANK...

    PLEASE SOLVE QUESTION NUMBER 2 ONLY, MAKE SURE ALL PARTS IN QUESTION 2 ARE SOLVED. THANK YOU poirmts) l'igure output y ws an RG circuit with inpu Function Generator Model Capacitor Model i,(t) Figure 2: RC cireuit (a) (1 point) Sketch the circuit in the phasor domain by replacing the capacitor with its impedance represen- tation (b) (3 points) Using circuit analysis techniques, show that the frequency response function is F(u) UT 1 Specify the DC gain, K, and time...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT