HomeworkLib
Question

17. A computer with a 5 stage pipeline is measured an d has the following characteristies Instruction Type Avg. stall cycles/instructions % of instructions Branches Loads & Stores ALU ops Other what is the average CPI for the computer? What is the speedup for this machine? .4 .2 2 .2 .3 .5 a) b)
engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

a) Avrage CPI= Σmaxtype ofinstructioni=1((Cycles taken per type of instruction )i * (Percentage of that instruction present)i );

Branch .3 .4
load .1 .2
ALU .5 .2
other .1 .2
  • Load (5 cycles)
  • Store (4 cycles)
  • R-type (4 cycles)
  • Branch (3 cycles)3.
  • Jump (3 cycles)

CPI=(0.3*3+0.1*5+0.5*4+0.1*1)=3.5

b)CPI from Avg. stall Cycles/instructions=0.4+0.2+0.2+0.2=1.0

Speedup for this machin=3.5 cpi / 1.0 cpi=3.5.

0 0
Add a comment
Know the answer?
Add Answer to:
17. A computer with a 5 stage pipeline is measured an d has the following characteristies...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • In this exercise, we examine how data dependences affect execution in the basic 5-stage pipeline described...

    In this exercise, we examine how data dependences affect execution in the basic 5-stage pipeline described in Section 4.5. Problems in this exercise refer to th following sequence of instructions: addi $2,$2,22 SW $3,20($2) OR $4,$2,$3 Also, assume the following cycle times for each of the options related to forwarding: Without Forwarding With Full Forwarding 300ps With ALU-ALU Forwarding Only 250ps 290ps 4.9.1 [10] <4.5> Indicate dependences and their type. 4.9.2 [10] <S4.5> Assume there is no forwarding in this...

  • 1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency...

    1. (10 points) Suppose you have a load-store computer with the following instruction mix Operation Frequency Number of clock cycles ALU ops Loads Stores Branches 40 % 20 % 18% 22 % 4 4 The ALU ops (arithmetic logic unit ops) typically use operands in CPU registers and hence they take fewer clock cycles to execute. However, if you want to add a memory operand to a CPU register, then you would have to explicitly load it into a CPU...

  • We implemented a new 5-stage pipeline with the following features: the delay by data and control...

    We implemented a new 5-stage pipeline with the following features: the delay by data and control hazards are as follows: 1 cycle stall for the load by immediate use, 2 cycle stalls for branch taken. Assume we now run 10,000 instructions on the pipeline, among them: (1) 35% are lw instructions. 10% of lw instructions are followed by instructions that use lw result immediately in ALU input; (2)15% are branch instructions with 40% possibility of branch taken; (3) the remaining...

  • Suppose that a machine with a 5-stage pipeline uses branch prediction. 12% of the instructions for...

    Suppose that a machine with a 5-stage pipeline uses branch prediction. 12% of the instructions for a given test program are branches, of which 84% are correctly predicted. The other 16% of the branches suffer a 4-cycle mis-prediction penalty. (In other words, when the branch predictor predicts incorrectly, there are four instructions in the pipeline that must be discarded.) Assuming there are no other stalls, develop a formula for the number of cycles it will take to complete n lines...

  • Computer Architecture The format of this document is as follows: First, I give a practice problem...

    Computer Architecture The format of this document is as follows: First, I give a practice problem for which the solution is also provided. In bold italic font, I slightly modify the problem for your homework. 3) The 4-Stage Pipeline below suffers from the memory access resource conflict as shown below (instruction i and i+2 want to access memory at the same time and i+2 needs to be denied, so it waits for the next cycle; in the next cycle it...

  • virtual memory support into our baseline 5-stage MIPS pipeline using the TLB miss handler. Assume that...

    virtual memory support into our baseline 5-stage MIPS pipeline using the TLB miss handler. Assume that accessing the TLB does not incur an extra cycle in memory access in case of hits. Without virtual memory support (i.e. she had only a single address space for the entire system, or a physical address is same as a logical address), the average cycles per instruction (CPI) was 2 to run Program X. If the TLB misses 10 times for instructions and 20...

  • 1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between th...

    1. Given the following instruction sequence for the MIPS processor with the standard 5 stage pipeline $10, S0. 4 addi lw S2.0(S10) add sw S2,4(510) $2, $2, $2 Show the data dependences between the instructions above by drawing arrows between dependent instructions (only show true/data dependencies). a. Assuming forwarding support, in what cycle would the store instruction write back to memory? Show the cycle by cycle execution of the instructions as they execute in the pipeline. Also, show any stalls...

  • We’re executing the following instruction sequences on a 5-stage MIPS pipeline. Add R8, R9, R10 Lw...

    We’re executing the following instruction sequences on a 5-stage MIPS pipeline. Add R8, R9, R10 Lw R14, 0x0020(R12) Or R16, R9, R10 Sw R12, 0x0020(R10) Addi R20, R21, 5 (1) At cycle 5, what action (add, sub, and, or) is ALU performing? (2) At cycle 5, what is the action (read, write, no action) of DM? (3) At cycle 5, which registers are being read out? (4) What is the speedup comparing with the unpipelined execution of the same instruction...

  • We’re executing the following instruction sequences on a 5-stage MIPS pipeline. Add R8, R9, R10 Lw...

    We’re executing the following instruction sequences on a 5-stage MIPS pipeline. Add R8, R9, R10 Lw R14, 0x0020(R12) Or R16, R9, R10 Sw R12, 0x0020(R10) Addi R20, R21, 5 (1) At cycle 5, what action (add, sub, and, or) is ALU performing? (2) At cycle 5, what is the action (read, write, no action) of DM? (3) At cycle 5, which registers are being read out? (4) What is the speedup comparing with the unpipelined execution of the same instruction...

  • 1.We have a single stage, non-pipelined machine and a pipelined machine with 5 pipeline stages. The...

    1.We have a single stage, non-pipelined machine and a pipelined machine with 5 pipeline stages. The cycle time of the former is 5 ns and the latter is 1ns. Assuming no stalls, what is the speedup of the pipelined machine over the single stage machine? 2.We have prediction schemes: not taken, predict taken and dynamic prediction. Which of these prediction would be best if we have no penalty on right, 2 cycles on wrong, average 90% accuracy and 95% frequency

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT