HomeworkLib
Question

Exercise 3: Given following cache Index Valid Tag Data 001 010 011 100 101 110 Show the end result after requesting following data 1. 2. 3. 4. 5. 6. 7. 8. 9. Read data from RAM address 00010 Read data from RAM address 01000 Read data from RAM address 00110 Read data from RAM address 11010 Write data to RAM address 00010 Read data from RAM address 10110 Read data from RAM address 11010 Read data from RAM address 01000 Write data to RAM address 10110 If a read miss request ends up with a RAM load time of 100-ns and a hit with 4-ns, a write-hit with 3 ns and a write-miss with 10 ns, how long does the exercise take in sum? How many cycle would that be with a 4 GHz CPU? .

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

Is the answer fine? Do you need anything more?

0 0
Add a comment
Know the answer?
Add Answer to:
Given following cache: Show the end result after requesting following data: Read data from RAM address...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Question 4 (10 pt). One difference between a write-through cache and a write-back cache can be...

    Question 4 (10 pt). One difference between a write-through cache and a write-back cache can be in the time it takes to write. During the first cycle, we detect whether a hit will occur, and during the second (assuming a hit) we actually write the data. Let’s assume that 50% of the blocks are dirty for a write-back cache. For this question, assume that the write buffer for the write through will never stall the CPU (no penalty). Assume a...

  • Q4. CISC/RISC and Cache Memory (24pts) Q4-1. Assume that UltraSpark-like processor has an L1 cache with...

    Q4. CISC/RISC and Cache Memory (24pts) Q4-1. Assume that UltraSpark-like processor has an L1 cache with the following specifications: 40-bit wide address and 64-bit wide data busses On-chip instruction cache Cache is 16K bytes, organized as a 2-way set associative Cache line (block) size = 64 bytes 200 MHz clock frequency Average cache hit rate = 90% Instructions located in cache execute in 1 clock cycle Instructions that are not found in the on-chip cache will cause the processor to...

  • Given the following cache specifications: (S, E, B, m) = (4, 2, 2, 6) Construct a...

    Given the following cache specifications: (S, E, B, m) = (4, 2, 2, 6) Construct a block diagram of a two-way set-associative cache. Each block is 1 byte deep. Identify the tag bits, set bits and block offset bits for the address field. The cache replacement policy is: Last-in First-out. Step 1: Initial State Define the initial structure and state of the cache as done in class. The # of rows in the table below must be changed to fit...

  • Given the following cache specifications: (S, E, B, m) = (4, 2, 2, 6) where S...

    Given the following cache specifications: (S, E, B, m) = (4, 2, 2, 6) where S is the number of sets, E is the number of lines per set, B is the number of blocks per line, and m is the memory address length. a. Construct a block diagram of the cache. b. Identify the tag bits, set bits and block offset bits for the address field. c. The cache replacement policy is: Last-in First-out. Show how the cache contents...

  • Write a program to read the following numbers from ROM and place them in data RAM...

    Write a program to read the following numbers from ROM and place them in data RAM starting at address 0x50. Only, the last number in ROM is zero; the rest, are non-zero. (9 points) Org 0x600 MYDATA DB 0x12, 0x45, 0x58, ..., 0x00

  • A short program loop goes through a 16 kB array one word at a time, reads...

    A short program loop goes through a 16 kB array one word at a time, reads a number from the array, adds a random number, and stores the result in the corresponding entry in another array that is located in the memory immediately following the first array. An outer loop repeats the above operation 100 times. The 64-bit processor, operating at a clock frequency of 4 GHz, is pipelined, has 48 address lines, three levels of caches with a 64...

  • (20 marks) Read the following scenario and write a report according to the requirements: The Company...

    (20 marks) Read the following scenario and write a report according to the requirements: The Company you work for is purchasing brand new desktop computers to replace the old outdated ones that it has had in its offices. A local distributor has been contacted, requesting specifications of the types of PCs they offer for businesses. They have responded providing specifications for two different types of PCs. Your boss has requested that you write a report with your recommendations regarding which...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT