3. Memory organization: Consider 8 Mb SRAM chips with two different internal organizations, 8-bits and 16-bits...
Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many address lines are needed to select one of the memory chips? Suppose a system has a byte-addressable memory size of 4GB. How many bits are required for each address? Suppose that a system uses 16-bit memory words and its memory built from 32 1Mx 8 RAM chips. How large, in words, is the memory on this system? Suppose that a system uses...
Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line. (a) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the...
Question 3. A computer has a memory space of 16 GB. a) How many address lines are required to span this address space, assuming it is byte- addressed? b) This computer has a block of 4 GB 32-bit-wide memory built using 512 MB static RAM chips that are each 8 bits wide. How many RAM chips are required to implement the memory?
A computer has a memory space of 16 GB. a) How many address lines are required to span this address space, assuming it is byte- addressed? b) This computer has a block of 4 GB 32-bit-wide memory built using 512 MB static RAM chips that are each 8 bits wide. How many RAM chips are required to implement the memory?
Memory Sizing NOTE: K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte (KB) is therefore 8 x 1024 = 8192 bits. a) A 32 KB (kilobytes) memory has a 16 bit wordsize. How many words total can be stored in this memory? _________words b) A 256 KB memory has a 32 bit wordsize. How many bits are required to address this memory? _________ bits c) A computer memory has a 128 bit wordsize. It is made up...
Consider a memory hierarchy using one of the three organization for main memory shown in a figure below. Assume that the cache block size is 32 words, That the width of organization b is 4 words, and that the number of banks in organization c is 2. If the main memory latency for a new access is 10 cycles, sending address time is 1 cycle and the transfer time is 1 cycle, What are the miss penalties for each of...
8. (6 points) Consider a RAM array that has a 16 bit word and an 11 bit address. The SRAM cell is about 1.5 times wider than it is tall i.e. the wider direction is along the word line). To make the RAM array as square as possible, how many address bits should be decoded into word lines and how many should be used to select the bit lines. Show your work
8. (6 points) Consider a RAM array that...
Question 10 (10 points) Consider a cache of 8 lines of 16 bytes each. Main memory is divided into blocks of 16 bytes each. That is, block 0 has bytes with addresses 0 through 15, and so on. Now consider a program that accesses memory in the following sequence of addresses: Loop three times: 10 through 20; 32 through 52. Once: 20 through 35. Suppose the cache is organized as direct mapped. Memory blocks 0, 8, 16 and so on...
2. Suppose that a 16M X 16 main memory is built using 512K X 8 RAM chips and memory is word addressable. a) How many RAM chips are necessary? ______ b) How many RAM chips are needed for each memory word? _______ c) How many address bits are needed for each RAM chip? _______ d) How many address bits are needed for all memory? _______ A digital computer has a memory unit with 24 bits per word. The instruction set...
20 pts] 2- Consider the internal structure of the pseudo-CPU discussed in class augmented with a single-port register file (i.e., only one register value can be read at a time) containing 32 8-bit registers (RO-R31) and a Stack Pointer (SP). Suppose the pseudo-CPU can be used to implement the AVR instruction ICALL (Indirect Call to Subroutine) with the format shown below: 10001 10101 00001 10011 ICALL pushes the return address onto the stack and jumps to the 16-bit target address...