HomeworkLib
Question

What does the following snippet of Verilog code do? Can you name the functionality that’s being...

What does the following snippet of Verilog code do? Can you name the functionality that’s being represented by this? Rewrite the same functionality using case statements.

always @(A)

begin

Test=8’b00000001;

Y=3’bx;

for (N=0; N< 8; N=N+1)

begin

if(A==Test)

Y=N;

Test=Test<<1;

                                                end

                        end

engineering   Electrical-Engineering   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1

The following snippet is use to detect one hot encoded bits and decode to binary bits. One-Hot code consists of only single one at the position equivalent to its decimal number and remaining bits will equal to 0's. Hence it can be named as One-Hot code decoder.

snippet using case statement:

always@(A)

begin

case(A)

begin

8'b00000001 : begin Y=3'd0; end

8'b00000010 : begin Y=3'd1; end

8'b00000100 : begin Y=3'd2; end

8'b00001000 : begin Y=3'd3; end

8'b00010000 : begin Y=3'd4; end

8'b00100000 : begin Y=3'd5; end

8'b01000000 : begin Y=3'd6; end

8'b10000000 : begin Y=3'd7; end

default : begin Y=3'bx; end

end

end

0 0
Add a comment
Know the answer?
Add Answer to:
What does the following snippet of Verilog code do? Can you name the functionality that’s being...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Write a Verilog module and testbench for a 3:1 multiplexer that implements the following function. You...

    Write a Verilog module and testbench for a 3:1 multiplexer that implements the following function. You can use “case”, “if” or “assign” statements. Grades will be agnostic of your style of implementation (you can choose any of these three styles) and only on the correct functionality. Y = S0’S1’D0 + S0S1’D1+ S1D2 Here, S0 and S1 are the two select signals and D0, D1 and D2 are the three data signals. What does the following snippet of Verilog code do?...

  • why its 4-to-1 mux behavioral? What does the logic circuit represented by the following Verilog module...

    why its 4-to-1 mux behavioral? What does the logic circuit represented by the following Verilog module do, and what Verilog description style does it use? // My Verilog module #1 module mymodl ( x, d, q) input[1:0] x;input[3:0] d;output q; reg q; wire [1:0] x; wire [3:0] d; always ( x or d) begin case ( x ) 1 : q=d[1]; 2 : g=d[2]; 3 q d[3]; endcase end endmodule

  • Describe what each code snippet does and how it might be used in Statics. Describe in...

    Describe what each code snippet does and how it might be used in Statics. Describe in general terms what Statics calculation is being performed by each code snippet. What is input to the calculation and what results are given? Give definitions not numbers. Hint: all arrays are components of vectors [ x, y, z ]. Code 1 V1 = [ 0, 1, 2 ]; V2 = [ 3, -4, 5 ]; x = 1; y = 2; z = 3;...

  • Look at the following code snippet. You may assume that escape() argument is always non-null and...

    Look at the following code snippet. You may assume that escape() argument is always non-null and points to a ’\0’- terminated string. What's wrong with this code (from a security point of view)? /*Escapes all newlines in the input string, replacing them with"\n".*/ /* Requires: p != NULL; p is a valid ’\0’-terminated string */ void escape(char *p) { while (*p != ’\0’) switch (*p) { case ’\n’: memcpy(p+2, p+1, strlen(p)); *p++ = ’\\’; *p++ = ’n’; break; default: p++;...

  • I need the following in verilog. Attached is also the test bench. CODE // Design a...

    I need the following in verilog. Attached is also the test bench. CODE // Design a circuit that divides a 4-bit signed binary number (in) // by 3 to produce a 3-bit signed binary number (out). Note that // integer division rounds toward zero for both positive and negative // numbers (e.g., -5/3 is -1). module sdiv3(out, in); output [2:0] out; input [3:0]   in; endmodule // sdiv3 TEST BENCH module test; // these are inputs to "circuit under test" reg...

  • QUESTION 1 What is the output of the following code snippet? int main() { bool attendance...

    QUESTION 1 What is the output of the following code snippet? int main() { bool attendance = false; string str = "Unknown"; attendance = !(attendance); if (!attendance) { str = "False"; } if (attendance) { attendance = false; } if (attendance) { str = "True"; } else { str = "Maybe"; } cout << str << endl; return 0; } False True Unknown Maybe QUESTION 2 What is the output of the following code snippet? #include <iostream> #include <string> using...

  • MatLab Engineering Describe what each code snippet does and how it might be used in Statics. Describe in general terms w...

    MatLab Engineering Describe what each code snippet does and how it might be used in Statics. Describe in general terms what Statics calculation is being performed by each code snippet. What is input to the calculation and what results are given? Give definitions not numbers. All of these involve some concept covered in this module. Code 1 Magnitude = 5; Angle = 210; X = Magnitude * cosd( Angle ) Y = Magnitude * sind( Angle ) Code 2 Xcomponents...

  • How do I create a testbench with the verilog code below? module ganada(Clk, U1, D2, U2,...

    How do I create a testbench with the verilog code below? module ganada(Clk, U1, D2, U2, D3, U3, D4, F1, F2, F3, F4, CF, S); input Clk, U1, D2, U2, D3, U3, D4, F1, F2, F3, F4; output [6:0] CF, S; reg [6:0] CF, S; reg [1:0] SS, B, NS; initial begin NS=2'b00; SS=2'b00; end always@(posedge Clk) begin    case(NS)    2'b00: CF=7'b1111001; 2'b01: CF=7'b0100100; 2'b10: CF=7'b0110000; 2'b11: CF=7'b0011001; endcase case(SUD) 2'b00: S=7'b1000000;    2'b01: S=7'b1111001; 2'b10: S=7'b0100100; default: S=7'b0000000; endcase if(U1==1 ||...

  • QUESTION 9 What will be the output of following code snippet? int a[3] = {1, 2,...

    QUESTION 9 What will be the output of following code snippet? int a[3] = {1, 2, 3};         int *p = a;         int **r = &p;         printf("%p %p", *r, a); A. Different memory addresses printed B. 1 2 C. Same memory address printed twice D. 1 1 2 points    QUESTION 10 What will be the output of following code snippet? int arr[4] = {1, 2, 3, 4};         int *p;         p = arr + 3;         *p = 5;         printf("%d\n", arr[3]); A....

  • 1&2 and please I need quickly. Q1 (35 pts): Design a combinational circuit that takes 8...

    1&2 and please I need quickly. Q1 (35 pts): Design a combinational circuit that takes 8 bits of input and checks iif the inputs are symmetric or not and produces an output immediately. Example: 10011001 or 11000011 produce 1 and 11011010 or 11001100 produce 0.) (a) Write Verilog RTL for this circuit. (b) Same functionality but output appears next cycle. You can instantiate the design in part a. (c) Same functionality but output appeurs after two cycles. You can instantiate...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT