Consider the following hypothetical microprocessor. Assume this processor uses a 32-bit address and 32-bit data bus....
Consider the following hypothetical microprocessor. Assume this processor uses a 32-bit address and 32-bit data bus. Consider a 4-bit I/O port number. How many 16-bit I/O ports can be supported?
Homework Answers
Given,
I/O Port number is of 4 bits.
- Number of I/O Ports depends upon size of I/O port (4-bit) in this case.
- Size of I/O port will not affect the number of I/O ports it supports.
- So, the number of ports it supports depends only only on size of port. So whether it is 4 bit, 8 bit or 16 bits, or n-bits it supports same number of I/O ports. In this case it is 24 = 16.
Number of input ports the microprocessor support with 4 bit I/O ports = 24 = 16. So microprocessor can support 16 16-bit input ports and 24 = 16 16-bit output ports.
Add Answer to:
Consider the following hypothetical microprocessor. Assume this
processor uses a 32-bit address and 32-bit data bus....
Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the...
Consider a hypothetical microprocessor generating a 16-bit address (for example, assumethat the program counter and the address registers are 16 bits wide) and havinga 16-bit data bus.a. What is the maximum memory address space that the processor can access directlyif it is connected to a “16-bit memory”?b. What is the maximum memory address space that the processor can access directlyif it is connected to an “8-bit memory”?c. What architectural features will allow this microprocessor to access a separate“I/O space”?d. If...
Q2. (4 pts) A certain microprocessor (uP) has a 37-bit address bus and a 32-bit wide...
Q2. (4 pts) A certain microprocessor (uP) has a 37-bit address bus and a 32-bit wide data bus. Here, similar to Q1, we are using byte packing, that is, we should be able to access each byte in the memory. Assume that you are using a memory chips organized as 128K by 8 bits. Q2-1.Divide the 37-bit address lines into page number bits, offset bits and byte address bits. Q2-2.How many 128K by 8 memory devices would you need to...
2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access retrieves 32 bits for each address). a. What is the maximum memory ad...
2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access retrieves 32 bits for each address). a. What is the maximum memory address space (i.e., mmber of addresses) that the processor can access directly? What is the maximum memory capacity (in bytes) for this microprocessor? b. c. What is the last memory address that the CPU can access? Write your answer in decimal. What is the maximum memory address space that the processor...
On a typical microprocessor, a distinct I/O address is used to refer to the I/O data...
On a typical microprocessor, a distinct I/O address is used to refer to the I/O data registers and a distinct address for the control and status registers in an I/O controller for a given device. Such registers are referred to as ports. In the Intel 8088, two I/O instruction formats are used. In one format, the 8-bit opcode specifies an I/O operation; this is followed by an 8- bit port address. Other I/O opcodes imply that the port address is...
3. (15 Pts.) In this problem you are given a microprocessor with 24-bit address bus and...
3. (15 Pts.) In this problem you are given a microprocessor with 24-bit address bus and 8-bit data bus. a. What is the addressing space of this microprocessor? 113 16 MB b. how many bytes are contained in the sub-space starting at address C00 000h and ending at address DFF FFFH? Express your answer in KB and MB. DFFFEE CoO DOU - TFFFFF in ke 20 4SKe c. You would like to interface a single 4 MB memory IC to...
Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all...
Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all registers, including PC and SP, being 18 bits long. The smallest addressable unit in memory is an 8-bit byte. A. (4 points) What is the size of HYP18's address space in bytes and KB? How many address lines does HYP18 require? Address space: Bytes Address space: KB (KiloBytes). Address bus lines: B. (6 points) Assume that first quarter of the address space is dedicated...
Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses...
Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses isolated I/O. It has: 1128 bytes of PROM starting at address 00H (H meaning in hexadecimal) constructed usin ( one 64x8 chip and multiple 32x2 chips; g (2) 96 bytes of RAM constructed 32x4 chips; (3) an output device with a READY signal at address ABH; (4) an input device with a READY signal at address CDH; (5) a bidirectional input/output device with a...
Exercise 1. What is the size of the memory for the microprocessor if it has 24-bit...
Exercise 1. What is the size of the memory for the microprocessor if it has 24-bit address lines (bus)? Furthermore, give the starting address and the last address of the memory. 2. List the operation modes of the ARM Cortex-M3. 3. What is the function of register R13? Register R14? Register R15? 4. On an ARM Cortex-M3, in any given mode, how many registers does a programmer see at one time? 5. Which bits of the ARM Cortex-M3 status registers...
Which BUS defines the size of the processor? a. The system bus. b. The data bus....
Which BUS defines the size of the processor? a. The system bus. b. The data bus. c. The address bus. d. The control bus. What are the two main parts, the 8086 CPU is divided into? a. Control Unit and Registers. b. ALU and Control Unit. c. Memory and I/O. d. Bus interface unit (BIU) and Execute unit (EU). Typically, a BUS consists of multiple communication paths or lines. Each line is capable of transmitting a signal representing binary 1...
Consider a 32-bit microprocessor that has on-chip 16Kbyte four-way set associative cache. Assume that cache has...
Consider a 32-bit microprocessor that has on-chip 16Kbyte four-way set associative cache. Assume that cache has a line size of four 32-bit words. How many number of set are there? Sketch block diagram of this cache showing its organization. Where in the cache is the word from memory location ABCDE7F4.
2) (25 points) Consider a hypothetical mieroprocessor generating 16-bit addresses with 32-bit data accesses (i.e. each access retrieves 32 bits for each address). a. What is the maximum memory address space (i.e., mmber of addresses) that the processor can access directly? What is the maximum memory capacity (in bytes) for this microprocessor? b. c. What is the last memory address that the CPU can access? Write your answer in decimal. What is the maximum memory address space that the processor...
3. (15 Pts.) In this problem you are given a microprocessor with 24-bit address bus and 8-bit data bus. a. What is the addressing space of this microprocessor? 113 16 MB b. how many bytes are contained in the sub-space starting at address C00 000h and ending at address DFF FFFH? Express your answer in KB and MB. DFFFEE CoO DOU - TFFFFF in ke 20 4SKe c. You would like to interface a single 4 MB memory IC to...
Problem #1 (25 points) Address Space, Memory Consider a hypothetical 18-bit processor called HYP18 with all registers, including PC and SP, being 18 bits long. The smallest addressable unit in memory is an 8-bit byte. A. (4 points) What is the size of HYP18's address space in bytes and KB? How many address lines does HYP18 require? Address space: Bytes Address space: KB (KiloBytes). Address bus lines: B. (6 points) Assume that first quarter of the address space is dedicated...
Design a computer system with an 8-bit address bus, an 8-bit data bus and it uses isolated I/O. It has: 1128 bytes of PROM starting at address 00H (H meaning in hexadecimal) constructed usin ( one 64x8 chip and multiple 32x2 chips; g (2) 96 bytes of RAM constructed 32x4 chips; (3) an output device with a READY signal at address ABH; (4) an input device with a READY signal at address CDH; (5) a bidirectional input/output device with a...
Exercise 1. What is the size of the memory for the microprocessor if it has 24-bit address lines (bus)? Furthermore, give the starting address and the last address of the memory. 2. List the operation modes of the ARM Cortex-M3. 3. What is the function of register R13? Register R14? Register R15? 4. On an ARM Cortex-M3, in any given mode, how many registers does a programmer see at one time? 5. Which bits of the ARM Cortex-M3 status registers...
Most questions answered within 3 hours.
-
Where is the error in this code sequence?
String s1 = "Hello";
String s2 = "ello";...
asked 10 months ago -
Financial data for Joel de Paris, Inc., for last year
follow:
Joel de Paris, Inc.
Balance...
asked 10 months ago -
Consider this reaction:
Al2(SO4)3 (aq)+ BaCl3
(aq) Al2Cl6 (aq)- +
3BaSO4(s) . What is the...
asked 10 months ago -
Suppose that Savneet is considering increasing her
recent random sample from 20 car rentals to 40...
asked 10 months ago -
Trucks arrive at an unloading terminal at an average rate of 120
per hour.
Trucks arrive...
asked 10 months ago -
Why are methanol and ethanol completely soluble in water while
octanol is not very little soluble....
asked 10 months ago -
A facilities manager at a university reads in a research report
that the mean amount of...
asked 10 months ago -
When the CuSO4 is rehydrated by adding water to the anhydrous
compound, is this an endothermic...
asked 10 months ago -
A ray of sunlight is passing from diamond into crown glass; the
angle of incidence is...
asked 10 months ago -
A block of mass 0.249 kg is placed on top of a light, vertical
spring of...
asked 10 months ago -
how do the kidneys compensate in the presences of acidosis
a) trigger hyperventilate
b) reserve acid...
asked 10 months ago -
Question 501 pts
The rental rate of capital to the firm increases. Which of the
following...
asked 10 months ago