1. A page fault is (check all that apply)... a) In the context of virtual memory,...
1. A page fault is (check all that apply)...
a) In the context of virtual memory, it is caused by an access to a virtual memory address that has yet to be mapped to physical memory.
b) In the context of exceptions, when a page from the second level cache has to be loaded into the translation look-aside buffer.
c) none of these
d) In the context of virtual memory, it is caused by a miss in the page table.
e) In the context of exceptions, when a page from main memory has to be loaded into the cache.
f) In the context of virtual memory, it is caused by a miss to the translation look-aside buffer.
Homework Answers
Answer:
a) In the context of virtual memory, it is caused by an access to a virtual memory address that has yet to be mapped to physical memory.
d) In the context of virtual memory, it is caused by a miss in the page table.
Please give thumbsup, if you like it. Thanks.
Add Answer to:
1. A page fault is (check all that apply)...
a) In the context of virtual memory,...
Number Name 3. Assuming no page fault on a page table access, what is the processor...
Number Name 3. Assuming no page fault on a page table access, what is the processor memory access time for the system depicted in the above figure, for a physical memory with 50ns read/write times? 4. Now, assume that the memory system has a translation look-aside buffer (TLB). The TLB requires 10 ns to determine a hit or mess. The physical memory system has an access time of 50ns. You may assume that page fault rate for the application is...
Question 6 For the following figure shows a hypothetical memory hierarchy going from a virtual address to L2 cache acce...
Question 6 For the following figure shows a hypothetical memory hierarchy going from a virtual address to L2 cache access. The page size is 8KB, the TLB is direct mapped with 128 entries. The L1 cache is a direct mapped 8 KB, and the L2 cache is 2MB and direct mapped. Both use 64 byte blocks. The virtual address is 64 bits and the physical address is 41 bits. For each block in the figure below, fill in the number...
construction of a physical address, page tables are stored in a special cache calied a A....
construction of a physical address, page tables are stored in a special cache calied a A. Page translation lookup table 8 Translation look aside buffer C. Set associative address cache D. Page table associative block A system that uses virtual addresses contains a special 1P block to construct and manage address A. Memory Management Unit B. Rapid Address Constructor Unit ALU bypass Address Generator D. All the above E. None of the above peripheral devices connected to the ARM are...
Match the following: The Process of copying a virtual page from disk to a page frame...
Match the following: The Process of copying a virtual page from disk to a page frame in main memory Answer choose from: physical address, Page fault, Paging, fragmentation, Page frames, Mapping The equal size chunks or blocks into which main memory is divided. Answer choose from: physical address, Page fault, Paging, fragmentation, Page frames, Mapping The mechanism by which virtual address are translated into physical ones Answer choose from: physical address, Page fault, Paging, fragmentation, Page frames, Mapping
Question # 3 Consider a demand-paged system where the page table for each process resides in main...
Question # 3 Consider a demand-paged system where the page table for each process resides in main memory. In addition, there is a fast associative memory (also known as TLB which stands for Translation Look-aside Buffer) to speed up the translation process. Each single memory access takes 1 microsecond while each TLB access takes 0.2 microseconds. Assume that 2% of the page requests lead to page faults, while 98% are hits. On the average, page fault time is 20 milliseconds...
Exercise l: Suppose that we have a virtual memory space of 28 bytes for a given process and physical memory of 4 page frames. There is no cache. Suppose that pages are 32 bytes in length. 1) How...
Exercise l: Suppose that we have a virtual memory space of 28 bytes for a given process and physical memory of 4 page frames. There is no cache. Suppose that pages are 32 bytes in length. 1) How many bits the virtual address contain? How many bits the physical address contain? bs Suppose now that some pages from the process have been brought into main memory as shown in the following figure: Virtual memory Physical memory Page table Frame #...
16 It is known that computer system programs use 32-bit virtual addresses to access storage units....
16 It is known that computer system programs use 32-bit virtual addresses to access storage units. If the physical memory space of the computer system is 1GB, and the paging management mechanism is adopted, the page size is 4KB, and each page table entry is 4B. If only one level of page table is used to realize the mapping from virtual address to physical address, how much memory space does the page table occupy? A. 1MB B. 4KB C. 1KB...
A 2-way set associative cache consists of four sets 0, 1, 2, 3. The main memory...
A 2-way set associative cache consists of four sets 0, 1, 2, 3. The main memory is word addressable (i.e. treat the memory as an array of words indexed by the address). It contains 2048 blocks 0 through 2047, and each block has eight words. (a) How many bits are needed to address the main memory? (b) Show how a main memory address will be translated into a tag, a set number, and an offset within a block. Illustrate this...
D | Question 1 7.14 pts 57 Minutes. 29 Secon What causes the VM subsystem to...
D | Question 1 7.14 pts 57 Minutes. 29 Secon What causes the VM subsystem to handle a page fault? 0 the M?U translates wrtual address and determines the page numbers beyond the page table length register's value the process attempts to exeoute this code 100. O the MMU translates a virtual address and whenit reads the page entry from the pare tables finds the vald/invalid bit to be imalid and thus trisgers a pae fault exception O the process...
Which of the following about virtual memory is not true? A) Virtual memory needs paging hardware...
Which of the following about virtual memory is not true? A) Virtual memory needs paging hardware B)Virtual Memory uses storage device to extend the physical main memory C)The optimal replacement strategy is the most practical strategy D)Multiple process can share pages What should we do when having a page fault (Multiple answers)? A)Skip the machine instruction causing the page fault. B)Update the page table after loading the missing page C) Switch to a process that does not have page faults...
Number Name 3. Assuming no page fault on a page table access, what is the processor memory access time for the system depicted in the above figure, for a physical memory with 50ns read/write times? 4. Now, assume that the memory system has a translation look-aside buffer (TLB). The TLB requires 10 ns to determine a hit or mess. The physical memory system has an access time of 50ns. You may assume that page fault rate for the application is...
Question 6 For the following figure shows a hypothetical memory hierarchy going from a virtual address to L2 cache access. The page size is 8KB, the TLB is direct mapped with 128 entries. The L1 cache is a direct mapped 8 KB, and the L2 cache is 2MB and direct mapped. Both use 64 byte blocks. The virtual address is 64 bits and the physical address is 41 bits. For each block in the figure below, fill in the number...
construction of a physical address, page tables are stored in a special cache calied a A. Page translation lookup table 8 Translation look aside buffer C. Set associative address cache D. Page table associative block A system that uses virtual addresses contains a special 1P block to construct and manage address A. Memory Management Unit B. Rapid Address Constructor Unit ALU bypass Address Generator D. All the above E. None of the above peripheral devices connected to the ARM are...
Question # 3 Consider a demand-paged system where the page table for each process resides in main memory. In addition, there is a fast associative memory (also known as TLB which stands for Translation Look-aside Buffer) to speed up the translation process. Each single memory access takes 1 microsecond while each TLB access takes 0.2 microseconds. Assume that 2% of the page requests lead to page faults, while 98% are hits. On the average, page fault time is 20 milliseconds...
Exercise l: Suppose that we have a virtual memory space of 28 bytes for a given process and physical memory of 4 page frames. There is no cache. Suppose that pages are 32 bytes in length. 1) How many bits the virtual address contain? How many bits the physical address contain? bs Suppose now that some pages from the process have been brought into main memory as shown in the following figure: Virtual memory Physical memory Page table Frame #...
A 2-way set associative cache consists of four sets 0, 1, 2, 3. The main memory is word addressable (i.e. treat the memory as an array of words indexed by the address). It contains 2048 blocks 0 through 2047, and each block has eight words. (a) How many bits are needed to address the main memory? (b) Show how a main memory address will be translated into a tag, a set number, and an offset within a block. Illustrate this...
D | Question 1 7.14 pts 57 Minutes. 29 Secon What causes the VM subsystem to handle a page fault? 0 the M?U translates wrtual address and determines the page numbers beyond the page table length register's value the process attempts to exeoute this code 100. O the MMU translates a virtual address and whenit reads the page entry from the pare tables finds the vald/invalid bit to be imalid and thus trisgers a pae fault exception O the process...
Most questions answered within 3 hours.
-
Where is the error in this code sequence?
String s1 = "Hello";
String s2 = "ello";...
asked 11 months ago -
Financial data for Joel de Paris, Inc., for last year
follow:
Joel de Paris, Inc.
Balance...
asked 11 months ago -
Consider this reaction:
Al2(SO4)3 (aq)+ BaCl3
(aq) Al2Cl6 (aq)- +
3BaSO4(s) . What is the...
asked 11 months ago -
Suppose that Savneet is considering increasing her
recent random sample from 20 car rentals to 40...
asked 11 months ago -
Trucks arrive at an unloading terminal at an average rate of 120
per hour.
Trucks arrive...
asked 11 months ago -
Why are methanol and ethanol completely soluble in water while
octanol is not very little soluble....
asked 11 months ago -
A facilities manager at a university reads in a research report
that the mean amount of...
asked 11 months ago -
When the CuSO4 is rehydrated by adding water to the anhydrous
compound, is this an endothermic...
asked 11 months ago -
A ray of sunlight is passing from diamond into crown glass; the
angle of incidence is...
asked 11 months ago -
A block of mass 0.249 kg is placed on top of a light, vertical
spring of...
asked 11 months ago -
how do the kidneys compensate in the presences of acidosis
a) trigger hyperventilate
b) reserve acid...
asked 11 months ago -
Question 501 pts
The rental rate of capital to the firm increases. Which of the
following...
asked 11 months ago