Question

Assume for arithmetic, load/store, and branch instructions, a processor has CPls of 3, 15, and 7, respectively. Also assume t

3 0
Add a comment Improve this question Transcribed image text
Answer #2

ASume cloct reaint Or) 사otal clrt ereution n Clotk keenc 3 1 (58S+ 16-40643-584)169 İdel 25.guox, og elect. ctoet ftauent 25, 840M1 M At q.36 A 125 TCxecutton hime fxeculon ime f- 6.u us.loi* 3-su) £reahor time. - 3- 6Sqw SecondS- 6 ed 336 Spee, up266uo6 Spee UP c ст ре 3 6sau the3.12 x 6 .usg rISb羽6t F 23.1856 second At o 33668 8、22483 se cond . At New Ef. 3.6 Sau - y .81au se eori.pro Cewor 1D2

Add a comment
Answer #1

Tnstlucton tyre 3-12-x D9 Loadlstore 2.5 XiO Hz Granch 9 33-194x10의 execution time= 39.,,y og 2.51109 Totol cdoc* 9.36 9 exec3-12刈み6 exec utio, time 15.GP76t- 2-5 23 16 56〉 second 9 I-Gx 2.SXo 10.33G 4.68 3.2X2.5 지 6.4 X 2.5%10g 3 6594 .+ 4.8 23 4 Se

Add a comment
Know the answer?
Add Answer to:
Assume for arithmetic, load/store, and branch instructions, a processor has CPls of 3, 15, and 7, respectively. Also as...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Assume for arithmetic, load/store, and branch instructions, a processor core has CPIs of 1,12 and 5...

    Assume for arithmetic, load/store, and branch instructions, a processor core has CPIs of 1,12 and 5 respectively. Also assume that on a single processor core a program requires the execution of 2.56E9 arithmetic instructions, 1.28E9 load/store instructions, and 256.0E6 branch instructions. Assume all processor cores run at 2 GigaHertz. Assume that, as the program is parallelized to run over multiple processor cores, the number of load/store instructions per processor core is divided by .5 times p for all number of...

  • Assume that a processor has the following CPIs, arithmetic ops(1), load/store(12), branch instructions(5). Consider a program...

    Assume that a processor has the following CPIs, arithmetic ops(1), load/store(12), branch instructions(5). Consider a program that requires 10^6 arithmetic ops, .5 ∗ 10^6 load/stores and .3 ∗ 10^6 branch instructions. Each processors has a clock frequency of 2Ghz. Assume that the program is parallelized to run over multiple cores, the number of arithmetic and load/store instructions is divided by .6*p, where p is the number of processors. The number of branch instructions remains the same in each processor. (2*5=10)...

  • c. Performance: Company A's processor and Company B's processor are benchmarked on the same program. The...

    c. Performance: Company A's processor and Company B's processor are benchmarked on the same program. The CPI of the component instructions that are executed in the program are shown above for each processor. Additionally, the number of instructions of each type is provided. Company A 5 Branch CPI Load/Store CPI Arithmetic CPI 7 1 Company B 4 Branch CPI Load/Store CPI Arithmetic CPI 9 1 Program Instruction Count Branch Load/Store Arithmetic CPL 1.2x109 1.67x1010 1.5x1011 i. Assume Company A has...

  • Given a processor that runs at 1GHz with the following: Instruction-------------- Frequency --------------Cycles Load & store ----------------25% --------------------10 arithmetic instructions----...

    Given a processor that runs at 1GHz with the following: Instruction-------------- Frequency --------------Cycles Load & store ----------------25% --------------------10 arithmetic instructions------ 65% --------------------6 branch instructions -----------10%-------------------- 4 1) Calculate the CPI for the above. 2) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new clock speed (in GHz)? 3) Assume only the load & stores instructions are speed up by 5 times and their frequency is increased to 50% (Arithmetic instructions...

  • Q.4 [10 points] A processor is designed such that the clock of the processor runs at...

    Q.4 [10 points] A processor is designed such that the clock of the processor runs at 2.0 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 8 cycles Arithmetic Instructions 60% 6 cycles Branch instructions 15% 4 cycles (a) (2 points) Calculate the CPI for the above benchmark. (b) (4 points) Suppose the amount of registers are doubled, such that clock cycle time...

  • A program executes 10 billion instructions. It executes on an Intel processor that has an average...

    A program executes 10 billion instructions. It executes on an Intel processor that has an average CPI of 1.5 and a clock frequency of 2 GHz. How many seconds does the program take to execute? What is the cycle time of this Intel processor? Assume that an AMD processor takes 6 seconds to execute the program. What is the speedup provided by the Intel processor, relative to the AMD processor

  • Problem 1 Assume that a processor with a clock rate of 1 GHz clock runs a...

    Problem 1 Assume that a processor with a clock rate of 1 GHz clock runs a benchmark program w mix of instructions given in the table below. Instruction class CPI FP INT Load/Store (L/S) Branch Instruction count 50 x 106 110 x 106 50 x 106 10 x 106 By how much must the CPI of L/S instructions be improved if the program is to run two times faster?

  • A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides...

    A program that executes 12.3x107 instructions is run on a pipelined processor. The table below provides the percentage of executed instructions for each type of instruction. Instruction Executed P ipeline CPU type instructions (%) w/o hazards ALU 29.4 Load 29.7 Store 14.7 Branch 26.2 2 (w/o prediction) 27% of the load instructions are followed by instructions that need the data being loaded, 47% of the branches are actually.not taken, please assume not taken prediction. a) Please determine the overall cycles...

  • Assume an memory hierarchy with unified data and instruction memories, miss rate equal to 15%, miss penalty equal to 90 cycles, 25% Load/Store instructions, TLB miss ratio per TLB access equal to 6% a...

    Assume an memory hierarchy with unified data and instruction memories, miss rate equal to 15%, miss penalty equal to 90 cycles, 25% Load/Store instructions, TLB miss ratio per TLB access equal to 6% and TLB miss penalty equal to 80 cycles. What is the realistic CPI of this system if the ideal CPI is 1.5? What is the speedup compared to not having TLB? What would be the speedup if the TLB could hold every entry?

  • Given:  MIPS Programming in MIPS Assembly Language Assume: Load, Store, R-format, and Jump (j) instructions have CPI...

    Given:  MIPS Programming in MIPS Assembly Language Assume: Load, Store, R-format, and Jump (j) instructions have CPI = 1 Assume: Branch and jr or ja Instructions (e.g., branches) have CPI = 2 Assume: All MIPS system calls (e.g., for printing) have CPI = 3 Assume: Variable x stored in register $s1, y in $s2, z in $s3, i in $t0 Express the following precondition loop in MIPS assembly language x := 0 ; i := 5 ; # Document each MIPS...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT