Fro problem in this section, unless otherwise indicated, all allowable datapath components are from Figure 5.21 and Figure 5.27, and controller design can end after deriving the FSM. Use the RTL design process for problem that state the need to “design” a system.
Design a system that repeatedly computes and outputs the sum of all positive numbers within a 512-word register file A consisting of 32-bit signed numbers.
Figure 5.21 A basic datapath component library.

Figure 5.27 More datapath components for the library of Figure 5.21.

We need at least 10 more requests to produce the solution.
0 / 10 have requested this problem solution
The more requests, the faster the answer.