1 billion instructions =10^9 instruction
2ghz =0.5 *10^(-9) sec
Cpi =(50*3/100)+(30/100*4)+(20/100*5)
=1.5+1.2+1=3.7
Execution time =3.7* 10^9 *0.5 *10^(-9)=3.7*0.5=1.85sec
Suppose a program (or a program task) takes 1 billion instructions to execute on a processor...
A program (or a program task) takes 150 million instructions to execute on a processor running at 2.7 GHz. Suppose that 50% of the instructions execute in 3 clock cycles, 30% execute in 4 clock cycles, and 20% execute in 5 clock cycles. What is the execution time for the program or task? Suppose the processor in the previous question part is redesigned so that all instructions that initially executed in 5 cycles and all instructions executed in 4 cycles...
5. If a processor clock ticks 4 billion times in a second and has a frequency of 1.5 GHz, with each clock tick, one or more instructions may complete, if a program runs on 3 GHz processor for 7 seconds, how many clock cycles did it run for? (10 points) If a program runs for 2 billion clock cycles on a 1.5 GHz processor, what is the execution time in seconds? (10 points)
A program executes 10 billion instructions. It executes on an Intel processor that has an average CPI of 1.5 and a clock frequency of 2 GHz. How many seconds does the program take to execute? What is the cycle time of this Intel processor? Assume that an AMD processor takes 6 seconds to execute the program. What is the speedup provided by the Intel processor, relative to the AMD processor
Figure 1: each block gives the number of different types of instructionsConsider a program with the execution flow shown in Figure 1. There are in total 3 types of instructions used in this program: Type 1 (in-processor calculation): execution rate as 1 per clock cycle; Type 2 (memory access): each instruction takes 2 clock cycles for execution; Type 3 (loop control): each instruction takes 2 clock cycles for jump into the loop block or 3 clock cycles for jump to the block after...
A processor is designed such that the clock of the processor runs at 1 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 10 cycles Arithmetic Instructions 65% 6 cycles Branch instructions 10% 4 cycles (a) Calculate the CPI for the above benchmark. (b) Suppose the amount of registers are doubled, such that clock cycle time increases by 40%. What is the new...
Need help to answer this question with explanation please. A program is made of 40% arithmetic instructions (each takes 5 clock cycles), 30% branch instructions (each takes 2 clock cycles) and 30% data transfer instructions (each takes 12 clock cycles). The program has 20,000 instructions and is running on a CPU with a 3 GHz clock. Find the execution time.
Suppose the processor in the previous example is redesigned so that all instructions that initially executed in 5 cycles now execute in 4 cycles. Due to changes in the circuitry, the clock rate has to be decreased from 2.0 GHz to 1.9 GHz. What is the overall percentage improvement?
Q.4 [10 points] A processor is designed such that the clock of the processor runs at 2.0 GHz. The following table gives the instruction frequencies for the benchmark and how many cycles each instruction takes. Instruction Type Frequency Cycles Load & Stores 25% 8 cycles Arithmetic Instructions 60% 6 cycles Branch instructions 15% 4 cycles (a) (2 points) Calculate the CPI for the above benchmark. (b) (4 points) Suppose the amount of registers are doubled, such that clock cycle time...
computer architecture and organization
Figure Q20 shows a space time diagram to execute n instructions by CAOTM processor The instruction cycle comprises 4 steps; fetch (F), decode (D), execute (E), and write back (W). Assume 1 clock cycle= 10 ns. 10 20 30 40 50 60 70 80 90 100 110 120 130 Time, ns Cycle Instruction- 1 2 3 4 6 7 8 9 10 11 13 1 F D E E W 2 F E E W D...
A non-pipelined processor has a clock rate of 1 GHz and an average instruction takes 9 cycles to execute. The manufacturer has decided to design a pipelined version of this processor. For this purpose, the instruction cycle has been divided into five stages with the following latencies: Stage 1 – 2.0 ns,Stage 2 – 1.5 ns, Stage 3 – 1.0 ns, Stage 4 – 2.6 ns, Stage 5 – 1.9 ns. Each stage will require an extra 0.4 ns for...