HomeworkLib
Question

use the following list of 32 bit memory address references, given as word addresses. Note that...

use the following list of 32 bit memory address references, given as word addresses. Note that you will need to convert them to binary: 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 4. Assume a direct-mapped cache with 16 one-word blocks. For each reference, list the binary address, the tag, the index, and if the reference is a hit or a miss, assuming the cache is initially empty.

engineering   Computer-Science   
0 0
Add a comment Improve this question Transcribed image text
Next > < Previous
Sort answers by oldest

Homework Answers

Answer #1 
MEMORY

BINARY 

TAG          

INDEX        

 HIT/MISS
3 
00000011

0000         

 0011         

 miss
180 
10110100

 0010          

0000         

 miss
43 
00101011 

0010          

0011          

miss
2 
00000010       

0000        

  0010          

miss
191 
10111111       

1011          

1111          

miss
88 
 01011000       

0101          

1000          

miss
190 
 10111110       

1011          

1110          

miss
14 
00001110     

  0000          

1110          

miss
181 
10101101
1010 
 1101          

miss
44 
 00101100     

  0010         

 1100          

miss
186 
10111010
1011 
1010          

miss
253 
 11111101
1111 1101 miss
0 0
Add a comment
Know the answer?
Add Answer to:
use the following list of 32 bit memory address references, given as word addresses. Note that...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions

  • Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of...

    Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of 32-bit memory address references, given as word addresses. 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with two-word blocks and a total size of 8 blocks. Also list if each reference is a hit or a miss, assuming the cache is initially...

  • If I have a problem set like so: Below is a list of 64-bit memory address...

    If I have a problem set like so: Below is a list of 64-bit memory address references, given as word addresses. 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 5.2.1 BLOCK SIZE: 1 word CACHE SIZE: 16 1-word blocks a) For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with 16 one-word blocks. Also list if each reference is a hit or a miss, assuming the cache...

  • Please help with this Below is a list of 32-bit (1 word) memory address references a...

    Please help with this Below is a list of 32-bit (1 word) memory address references a program makes, given as word addresses (not byte addresses): 2, 4, 5, 4, 6, 4, 12, 13, 2, 13, 4, 253 For each of these references, identify the tag and index, given a 16 word, direct-mapped cache which has 8 two-word blocks. Also, list if each reference is a hit or a miss, assuming the cache is initially empty. Your answer should be a...

  • 5.2 Caches are important to providing a high-performance memory hierarchy to processors. Below is a list...

    5.2 Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of 32-bit memory address references, given as word addresses. 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 5.2.6 The formula shown in Section 5.3 shows the typical method to index a direct-mapped cache, specifically (Block address) modulo (Number of blocks in the cache). Assuming a 32-bit address and 1024 blocks in the cache, consider a diff erent

  • Using the sequences of 32-bit memory read references, given as word addresses in the following table:...

    Using the sequences of 32-bit memory read references, given as word addresses in the following table: 6 214 175 214 6 84 65 174 64 105 85 215 For each of these read accesses, identify the binary address, the tag, the index, and whether it experiences a hit or a miss, for each of the following cache configurations. Assume the cache is initially empty. A direct-mapped cache with 16 one-word blocks. A direct-mapped cache with two-word blocks and a total...

  • ui May 17, 2018 Question 2. (30 points) Caches are important to a list of 32-bit...

    ui May 17, 2018 Question 2. (30 points) Caches are important to a list of 32-bit memory address references in Below is providing high performance memory hierarchy to processors. decimal, given as byte addresses 3, 180, 43, 2, 191, 88, 190, 14, 181, 4 44, 186 . 253 You are asked to optimize a cache design for the g mapped cache designs possible, all wit iven references. There are three direct- h a total of 8 words of data: C1...

  • Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of...

    Caches are important to providing a high-performance memory hierarchy to processors. Below is a list of memory address references, given as word addresses (in decimal, the byte-offset bits have been excluded from addresses). 1, 4, 8, 5, 20, 17, 4, 56, 9, 10, 43, 5, 6, 9, 17 For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with two-word blocks (two words per block) and a total size of 8 blocks....

  • Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a...

    Question 3: Consider a 32-bit physical address memory system with block size 16 bytes and a 32 blocks direct mapped cache. The cache is initially empty. The following decimal memory addresses are referenced 1020, 1006, 1022, 5106, 994, and 2019 Map the addresses to cache blocks and indicate whether hit or miss. Note: You must use the hexadecimal approach in solving this question. You must also show the computations of dividing the memory address into tag bits, cache index bits,...

  • Here is a series of address references given as word addresses: 1, 4, 8, 5, 20, 17, 19, 56, 9, 11...

    Here is a series of address references given as word addresses: 1, 4, 8, 5, 20, 17, 19, 56, 9, 11, 4, 43, 5, 6, 9, 17. For each of the following cache design, label each reference as a hit or a miss and show the final contents of the cache. Assume the caches are initially empty. - Direct mapped with four-word blocks and total size of 16 words.

  • Assuming a direct-mapped cache with 4 four-word blocks that is initially empty, label each reference in...

    Assuming a direct-mapped cache with 4 four-word blocks that is initially empty, label each reference in the list as a hit or a miss and show the final contents of the cache. The following is a sequence of address references given as word addresses. 1, 5, 8, 4, 17, 19, 20, 6, 9, 8, 43, 5, 6, 21, 9, 17 Reference Hit or Miss Miss 17 19 20 43 Wordo Wordi Word2 Word 3 Block

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT