Question

2. Consider executing the following code on the five-stage pipelined datapath: add $1, $2, $3 sub $2 $1, Thoora Tropi and $3,

0 0
Add a comment Improve this question Transcribed image text
Answer #1

Ii: Mazald I 2: I I 2 I 3. $3 $2 add $1 $2 $3 Sub $2 $1 $4 and $2 $1 ol $9 $8 $2 SW $9 100( $17) Iw $9 100 $18) Il I 3 14: $1

Add a comment
Know the answer?
Add Answer to:
2. Consider executing the following code on the five-stage pipelined datapath: add $1, $2, $3 sub...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • (60 points) The following instructions are executed on the 5-stage MIPS pipelined datapath. add r...

    Computer architecture help: (60 points) The following instructions are executed on the 5-stage MIPS pipelined datapath. add r5,r2, r1 lw r3, 4(r5) lw r2, 0(r2) or r3, r5, r3 sw r3, 0(r5) (a) (20 points) List the data hazards in the above code. For each data hazard identified, clearly mark the source and the destination. For example you can say, there is a data hazard from instruction X to instruction Y on register Z. (b) (20 points) Assume there is...

  • Computer architecture n Question 11 This code runs on the five-stage pipelined datapath we studied. add...

    Computer architecture n Question 11 This code runs on the five-stage pipelined datapath we studied. add to, ti, t3 sub t3, te, t4 or ts, to, t6 Forwarding is available: MEM->EX and WB->EX. Analyze the following dependences and determine the action needed. add/sub on t3 [Choose) Forward MEM-->ID Forward WB-->ID Forward WB-->EX Forward MEM-->EX No forwarding needed add/sub on to add/or on to Choose)

  • Given the following sequence of instructions to be executed on a 5-stage pipelined datapath as decrypted...

    Given the following sequence of instructions to be executed on a 5-stage pipelined datapath as decrypted in our textbook: I1: add $8, $12,$10 12: SW $9,0 ($8) 13: lw $8,4($9) I4: and $12,$12,$8 15: SW $8,0($9) a. List true dependencies in the given sequence in the format of (register involved producer instruction, consumer instruction). Use labels to indicate instructions For example: ($0, I10, I11) means a true dependence between instruction I10 and I11: value of register $0 is generated by...

  • a).For the following MIPS assembly code to be executed using the pipelined datapath, identify all of...

    a).For the following MIPS assembly code to be executed using the pipelined datapath, identify all of the data dependencies (which register in which instruction needs the result register value from which another instruction?) and enumerate them (give them numbers as 1,2, ...). b).Which dependencies are data hazards that will be resolved via forwarding and without a stall (you can specify the number(s) from the part a)? c).Which dependencies are data hazards that will cause a stall (you can specify the...

  • Q4. (20 points) Consider the following sequence of instructions being processed on the 5-stage RISC-V pipelined...

    Q4. (20 points) Consider the following sequence of instructions being processed on the 5-stage RISC-V pipelined processor: lw r4, 100 (r2) add r5, r2, r3 sub r6, r4, r5 and r7, r2, r5 I. Identify all the data dependencies in the above instruction sequence. For each dependency, indicate the two instructions and the register that causes the dependency. I Assume that the pipelined uses full forwarding. Draw a pipelined diagram that represents the flow of instructions through the pipeline during...

  • The pipeline datapath in the textbook is simplified. To avoid the complexity of multiple writings to the register...

    The pipeline datapath in the textbook is simplified. To avoid the complexity of multiple writings to the register file and the data memory in one cycle, all instructions take 5 cycles. However, in fact only LW requires 5 cycles. Other instructions run from 3 to 4 cycles. In this problem, you are given a hybrid datapath. It is based on pipeline datapath. However, instructions run in this datapath like in the multi-cycle datapath, that is, the execution takes from 3...

  • 7 [24 marks] Consider the following MIPS code segment that is executed on a 5-stage pipeline architecture that does not implement forwarding or stalling in hardware. (1) add $4, $1, $1 (2) add $7,...

    7 [24 marks] Consider the following MIPS code segment that is executed on a 5-stage pipeline architecture that does not implement forwarding or stalling in hardware. (1) add $4, $1, $1 (2) add $7, $4, $9 (3) lw $2, 40($8) (4) sub $8, $1, $2 (5) sw $8, 80(S2) (6) sub $2, $8, $4 (7) lw S8, 2($1) (8) add $8, $4, S2 Identify the data dependences that cause hazards. You are to use the following format to inform each...

  • Use this bit of code for questions 1 and 2.             add $5, $7, $2            ...

    Use this bit of code for questions 1 and 2.             add $5, $7, $2             sw $9, 4($6)             lw $4, 8($12)                                                           or $6, $5, $3 Assume that the code is stored starting at 0x00600000, the values in the memory are all initially -1, and the register values are the same as the number (so $5 holds the value 5). Using the pipelined diagram, give the contents of each internal register at the end of the 4th clock...

  • Consider the following MIPS code segment that is executed on a 5-stage pipeline architecture that does...

    Consider the following MIPS code segment that is executed on a 5-stage pipeline architecture that does not implement forwarding or stalling in hardware.    (1) add $4, $1, $1                               (2) add $7, $4, $9                               (3) lw $2, 40($8)                               (4) sub $8, $1, $2                               (5) sw $8, 80($2)                               (6) sub $2, $8, $4                               (7) lw $8, 2($1)                               (8) add $8, $4, $2 Identify the data dependences that cause hazards. You are to use the...

  • The classic five-stage pipeline MIPS architecture is used to execute the code fragments. Assume the followings:...

    The classic five-stage pipeline MIPS architecture is used to execute the code fragments. Assume the followings: Register write is done in the first half of the clock cycle; register read is performed in the second half of the clock cycle, Branches are resolved in the SECOND stage of the pipeline and the architecture does not utilize any branch prediction mechanism Forwarding is FULLY supported. Assuming there is no dependence other than one(s) given in the code, show the pipeline diagram....

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT