Question

Why are computers equipped with multiple layers of cache? Would it not be better to simply...

Why are computers equipped with multiple layers of cache? Would it not be better to simply have one big one? (Answer in 3-4 line, 2 points)

0 0
Add a comment Improve this question Transcribed image text
Answer #1

Key Points

  • Each bit in a cache is made up of transistors if we want to increase the size of the cache we have to increase the number of transistors.
  • By increasing the number of transistors, it makes the cache physical size bigger.
  • Bigger the size, bigger will be the distance from the ALU.
  • As the distance from the processor increases the speed of the cache decreases.
  • Thus two or more caches are required.
    • L1 (Primary cache) - smaller in size, nearer to the CPU, low in capacity but faster in speed.
    • L2 (Secondary cache) - bigger in size, near to the CPU, having a high capacity but slower.
Add a comment
Know the answer?
Add Answer to:
Why are computers equipped with multiple layers of cache? Would it not be better to simply...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Assume the cache can hold 64 kB. Data are transferred between main memory and the cache...

    Assume the cache can hold 64 kB. Data are transferred between main memory and the cache in blocks of 4 bytes each. This means that the cache is organized as 16K=2^14 lines of 4 bytes each. The main memory consists of 16 MB, with each byte directly addressable by a 24-bit address (2^24 =16M). Thus, for mapping purposes, we can consider main memory to consist of 4M blocks of 4 bytes each. Please show illustrations too for all work. Part...

  • 3. 12+2-4 points] We are comparing the two caches in Problem 1 and Problem 2. Suppose both caphes have a hit time of 2 cycles. The cache in Problem 1 has a miss penalty of 15 cycles. The o...

    3. 12+2-4 points] We are comparing the two caches in Problem 1 and Problem 2. Suppose both caphes have a hit time of 2 cycles. The cache in Problem 1 has a miss penalty of 15 cycles. The one in Problem 2 has a miss penalty of 25 cycles. Calculate the total time taken (in cycles) for all accesses, for each cache. Which cache is better- the one in Problem 1 or Problem 2? 3. 12+2-4 points] We are comparing...

  • 1. What makes SRAM access time less DRAM? 2. What principles that make the cache improve...

    1. What makes SRAM access time less DRAM? 2. What principles that make the cache improve the performance of the computer? 3. Why the DRAM needs frequent charging? 4. What are the principles that make associative mapping (cache to memory) better than direct mapping? 5. What is the difference between direct and random access (to memory)? 6. Why do we need nonvolatile storage devices? 7. In general, what are the strategies for exploiting spatial locality and temporal locality? 8. A...

  • 1 Overview The goal of this assignment is to help you understand caches better. You are...

    1 Overview The goal of this assignment is to help you understand caches better. You are required to write a cache simulator using the C programming language. The programs have to run on iLab machines. We are providing real program memory traces as input to your cache simulator. The format and structure of the memory traces are described below. We will not give you improperly formatted files. You can assume all your input files will be in proper format as...

  • 1. why might a protein have multiple domains. 2.why a protein might be comprised of more...

    1. why might a protein have multiple domains. 2.why a protein might be comprised of more than one chain. 3.why a protein structure might show gaps when the real protein has none. 4.why a protein might bind nucleic acids. 5.why a protein might have disulfide bonds. 6. are ligands important for function or just artifacts of the structure process? 7. Why would the surface of a membrane-bound protein have a different polarity from a soluble one?

  • Question 10 Quantum computers use quantum bits (qubits) that can be in multiple states simultaneously. True...

    Question 10 Quantum computers use quantum bits (qubits) that can be in multiple states simultaneously. True False Interpreted languages also have a one-to-many relationship between the source code statements and executable machine instructions. True False Question 12 (2 points) To speed up the performance of Java software, Java's Just-In-Time (JIT) compiler is used. Question 12 options: True False

  • for cache? If yes, explain why. If no, explain why not. Question 20 (8 marks) Research...

    for cache? If yes, explain why. If no, explain why not. Question 20 (8 marks) Research conducted at Charles Darwin University shows that it is possible to diagnose some problems with peoples hearing by playing sounds to them through headphones and recording electrical signal generated in the brain as a response to these sounds. To get effective information, the sound must be played to the person many times, sometimes in phase, sometimes out of phase, and the signals processed after...

  • 1.What is finite precision arithmetic and why is it important in the study of computers? 2.Assume...

    1.What is finite precision arithmetic and why is it important in the study of computers? 2.Assume a memory location contains the binary value 01000001. How does the computer programmer determine whether that is the letter A or the number 65? (Should be a one-word answer). 3.A particular computer’s instruction format provides four bits to specify register addresses. What is the largest number of registers this machine could have? Why?

  • Why have multicore chips suddenly appeared? Are there technological factors that have paved the way? Does...

    Why have multicore chips suddenly appeared? Are there technological factors that have paved the way? Does Moore’s law play a role here? 2. A 64-bit computer with a 400-MHz bus requires four cycles to read a 64-bit word. How much bus bandwidth does the CPU consume in the worst case, that is, assuming back-to-back reads or writes all the time? 3. Modern CPU chips have one, two, or even three levels of cache on chip. Why are multiple levels of...

  • Operating Systems Questions (Please help if you can) 1. A computer has cache, main memory, and...

    Operating Systems Questions (Please help if you can) 1. A computer has cache, main memory, and a disk used for virtual memory. If a referenced word is in the cache, 20ns are required to access it. If it is in main memory but not in the cache, 60ns are required to load it into the cache (this includes the time to originally check the cache), and then, the reference is started again. If the word is not in main memory,...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT