Question

the following Assume the initial values of memory bytes from 0230 o260 are aero use ora 01A0. instructions, race and the and one word at 0250. Instra tions MOV MOV CMP ODOC INC 010E MOV WORD PTR JMP MOV WORD PTR SI-2 0119 SUB A OIC 0109 MOV 0240 KCK MOV 0210 0,0 DW 0240 DW DW 0 0250

0 0
Add a comment Improve this question Transcribed image text
Answer #1

Answer: Step1: Assign the value of 5 to AX and 2 to CX Step2: Load the SI with the value of 0230 Step3: AX value is cStep9: The AX value is subtracted by 10 now the new value ofАХ is -15 Step10: Move the value of CX [0] to the memory

Add a comment
Know the answer?
Add Answer to:
Assume the initial values of all memory bytes from 0230 to 0260 are .Use so exclude...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Question 10 (10 points) Consider a cache of 8 lines of 16 bytes each. Main memory...

    Question 10 (10 points) Consider a cache of 8 lines of 16 bytes each. Main memory is divided into blocks of 16 bytes each. That is, block 0 has bytes with addresses 0 through 15, and so on. Now consider a program that accesses memory in the following sequence of addresses: Loop three times: 10 through 20; 32 through 52. Once: 20 through 35. Suppose the cache is organized as direct mapped. Memory blocks 0, 8, 16 and so on...

  • Q4. CISC/RISC and Cache Memory (24pts) Q4-1. Assume that UltraSpark-like processor has an L1 cache with...

    Q4. CISC/RISC and Cache Memory (24pts) Q4-1. Assume that UltraSpark-like processor has an L1 cache with the following specifications: 40-bit wide address and 64-bit wide data busses On-chip instruction cache Cache is 16K bytes, organized as a 2-way set associative Cache line (block) size = 64 bytes 200 MHz clock frequency Average cache hit rate = 90% Instructions located in cache execute in 1 clock cycle Instructions that are not found in the on-chip cache will cause the processor to...

  • Assume the cache can hold 64 kB. Data are transferred between main memory and the cache...

    Assume the cache can hold 64 kB. Data are transferred between main memory and the cache in blocks of 4 bytes each. This means that the cache is organized as 16K=2^14 lines of 4 bytes each. The main memory consists of 16 MB, with each byte directly addressable by a 24-bit address (2^24 =16M). Thus, for mapping purposes, we can consider main memory to consist of 4M blocks of 4 bytes each. Please show illustrations too for all work. Part...

  • Please answer 2.6.1 2.6 The table below shows 32-bit values of an array stored in memory...

    Please answer 2.6.1 2.6 The table below shows 32-bit values of an array stored in memory Address Data 24 38 2 4 32 36 40 2.6.1 [5] <COD §§22, 2.3-For the memory locations in the table above, write C code to sort the data from lowest to highest, placing the lowest value in the smallest memory location shown in the figure. Assume that the data shown represents the C variable called Array, which is an array of type int, and...

  • all required info in picture 14. Here is a 4x3 memory: Word 0 Word 1 Ward 2 Word 3 Outy Ounl Outy In, D Q D Q Word O Select Word 3 Solect Word 1 Word 2 Write Clock So S, FIGURE 3.32 4 x 3 Memory a...

    all required info in picture 14. Here is a 4x3 memory: Word 0 Word 1 Ward 2 Word 3 Outy Ounl Outy In, D Q D Q Word O Select Word 3 Solect Word 1 Word 2 Write Clock So S, FIGURE 3.32 4 x 3 Memory a. Draw a truth table with inputs S1 and SO and an output indicating which word would be selected. b. Let's say that the four words in memory are: 1 0 0 Show...

  • Q1. Assume that the registers have the following values (all in hex) and DS=311F, SS=560B, SI=130F,...

    Q1. Assume that the registers have the following values (all in hex) and DS=311F, SS=560B, SI=130F, DI=0405, BX=5011, AX=401D, CX=4500, and BP=195F. Calculate the physical address of the memory where the operand is stored and the contents of the memory locations in each of the following addressing examples. i. MOV [BP+12], AX ii. MOV [BX+SI+8], BX Q2. Find the IP, CS, and SP (locations and contents) after execution of the following instructions: i. 2000:015B FF 17 CALL FAR [BX] Initial...

  • Consider a variation of this slide Assume that the memory of this computer is of 1Gbytes...

    Consider a variation of this slide Assume that the memory of this computer is of 1Gbytes and OS takes 200 Mbytes in the beginning or the bottom like in part (a) of the figure. Assume that processes A, B, C, D, E, F, and G each takes 100M, 120M, 140M, 160M, 180M, 200M, and 300M bytes to run. (a)(5%) Note a way to represent that A runs, B runs, C runs, and B is swapped out is like below in...

  • This assignment is designed to introduce you to using memory, input/output syscalls and if statements a....

    This assignment is designed to introduce you to using memory, input/output syscalls and if statements a. Open the text editor and type in the following. Then save your work as “assign3.asm”. Note that there are 3 words of memory indicated that start at the address 0x10010000. Do not use labels in the data segment. .data .word 0 .word 0 .word 0 .globl main .text main: b. Add the following zero terminated ascii strings (.asciiz) to the data segment right above...

  • Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which ar...

    Problem 4 (15pts): (a) (5pts) Consider the following MIPS memory with data shown in hex, which are located in memory from address 0 through 15. Show the result of the MIPS instruction "lw Ss0,4(Sa0)" for machines in little-endian byte orders, where Sa0 4. Address Contents Address Contents 9b lb 2 4 6 10 b4 c5 12 13 14 15 3d 5f 70 7 8f (b) (10pts)Assume we have the following time, performance and architecture parameters in the specified units Ec-...

  • Exercises Some of the questions below are taken from or based on questions in Tanenbaum, Structur...

    Please show working out to get the answer below Exercises Some of the questions below are taken from or based on questions in Tanenbaum, Structured Computer Organisation, 5th edition How many memory reads are required to read a word of the given width in cach of the following circumstances. (If more than one answer is possible depending on the alignment, then give the best-case and the worst-case.) (a) 4 byte word, 8-bit data bus, natural alignment required (b) 4 byte...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT