Question

Exercises Some of the questions below are taken from or based on questions in Tanenbaum, Structured Computer Organisation, 5t
Please show working out to get the answer below

Answers Some of the questions below are taken from or based on questions in Tanenbaum, Struct Computer Organisation, 5th edit
Exercises Some of the questions below are taken from or based on questions in Tanenbaum, Structured Computer Organisation, 5th edition How many memory reads are required to read a word of the given width in cach of the following circumstances. (If more than one answer is possible depending on the alignment, then give the best-case and the worst-case.) (a) 4 byte word, 8-bit data bus, natural alignment required (b) 4 byte word, 16-bit data bus, natural alignment required (c) 8 byte word, 32-bit data bus, natural alignment required (d) 2 byte word, 8-bit data bus, no alignment restrictions (e) 8 byte word, 16-bit data bus, no alignment restrictions (f) 8 byte word, 32-bit data bus, no alignment restrictions Why is it advantageous for a processor to require natural alignment? 1.
Answers Some of the questions below are taken from or based on questions in Tanenbaum, Struct Computer Organisation, 5th edition. 1. ured word of the given width in each of the How many memory reads are required to read a following circumstances. (If more than one answer is possible depending on the alignment, then give the best-case and the worst-case.) (a) 4 byte word, 8-bit data bus, natural alignment required 4 memory reads will be required one per byte (b) 4 byte word 6-bit data bus, natural alignment required 2 memory reads will be required - 2 bytes per read (c) 8 byte word, 32-bit data bus, natural alignment required 2 memory reads will be required- 4 bytes per read (d) 2 byte word, 8-bit data bus, no alignment restrictions for each. It doesn't matter what the alignment 2 memory reads will be required - one byte restrictions are when only one byte is read at a time. (e) 8 byte word, 16-bit data bus, no alignment restrictions natural alignment case which is a multiple of 8 bytes). In this case 4 memory reads will be Best case- the word begins at an address which is a multiple of 2 bytes (this includes the d. require The other option is if the word begins at an odd address -in this case five memory reads will be required with the first and last reads each returning one byte of the word (plus an unwanted byte) and the second through fourth reads each returning two bytes of the word. (f) 8 byte word, 32-bit data bus, no alignment restrictions Best case the word begins at an address which is a multiple of 4 bytes (this includes the natural alignment case which is a multiple of 8 bytes). In this case 2 memory reads will be required The other option is if the word begins at an address which is not a multiple of 4 -in this case 3 memory reads will be required. Why is it advantageous for a processor to require natural alignment? Because this guarantees that you'll be able to read longer words in from memory with the fewest possible number of reads.
0 0
Add a comment Improve this question Transcribed image text
Answer #1

1.

In case of natural alignment, minimum read cycles is being fetched by the CPU.

(a) 4 byte word, 8-bit data bus, natural alignment required

We have 8-bit data bus that means 8 bits can be read at once i.e. 1 byte.

So, in order to read 4 byte we need 4 memory read.

(b) 4 byte word, 16-bit data bus, natural alignment required

Here, we have 16 bit data bus that means 16 bits can be read at once i.e. 2 bytes.

So, in order to read 4 byte word, 2 memory read are required.

(c) 8 byte word, 32 bit data bus, natural alignment required

Here, we have 32 bit data bus that means 32 bits can be read at once i.e. 4 bytes.

So, in order to read 8 byte word, 2 memory read are required.

(d) 2 byte word, 8 bit data bus, no alignment restrictions

Here, we have 8 bit data bus that means 8 bits can be read at once i.e. 2 bytes.

So, in order to read 2 byte word, 2 memory read are required.

When only 1 byte(8bits) is read at once, alignment restrictions does not matter.

Add a comment
Know the answer?
Add Answer to:
Exercises Some of the questions below are taken from or based on questions in Tanenbaum, Structur...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • A mechatronics project based on general microcontroller has 8 bit data bus and 16 bit address...

    A mechatronics project based on general microcontroller has 8 bit data bus and 16 bit address bus. It is required to have access to the following devices: ? 1 Rom of size 8 Kbytes ? 1 RAM of size 16 Kbytes ? 4 Analog to digital converter. Each one has a data bus of 1 byte and register space of 8 data bytes ? 1 Digital to analog converter that has 8 bits data.? 4 display LEDs and 4 different...

  • Q2. Consider a four-way set associative cache with a data size of 64 KB. The CPU...

    Q2. Consider a four-way set associative cache with a data size of 64 KB. The CPU generates a 32-bit byte addressable memory address. Each memory word contains 4 bytes. The block size is 16 bytes. Show the logical partitioning of the memory address into byte offset, cache index, and tag components.

  • If you were to build the cache memory from problem 1 (provided below), what is the...

    If you were to build the cache memory from problem 1 (provided below), what is the total size (in bytes) required for this cache memory? The total size includes data, tag, and valid bit chips. Hint: your solution might not be a power of 2. Total cache memory is 128k bytes Cache block size is 4 words (1 word = 4 bytes) CPU address window = 32 bits Cache memory chip size = 4k x 8-bits

  • Memory Sizing NOTE:  K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte...

    Memory Sizing NOTE:  K (kilo) means 1024, not 1000. A byte (B) is 8 bits. A kilobyte (KB) is therefore 8 x 1024 = 8192 bits. a)  A 32 KB (kilobytes) memory has a 16 bit wordsize. How many words total can be stored in this memory? _________words b) A 256 KB memory has a 32 bit wordsize. How many bits are required to address this memory? _________ bits c) A computer memory has a 128 bit wordsize. It is made up...

  • 20 pts] 2- Consider the internal structure of the pseudo-CPU discussed in class augmented with a...

    20 pts] 2- Consider the internal structure of the pseudo-CPU discussed in class augmented with a single-port register file (i.e., only one register value can be read at a time) containing 32 8-bit registers (RO-R31) and a Stack Pointer (SP). Suppose the pseudo-CPU can be used to implement the AVR instruction ICALL (Indirect Call to Subroutine) with the format shown below: 10001 10101 00001 10011 ICALL pushes the return address onto the stack and jumps to the 16-bit target address...

  • Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle...

    Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line. (a) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the...

  • Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in...

    Explain your reasoning for the following: a) Assume that the 4 x 3 memory given in the text book is available in a single chip. How many of these chips are needed to implement a 16x12 memory system? What is the total number of D FFs used for this memory system? b) Find the number of cells in a memory chip that has capacity of 32 Kilobits and is organized as 16-bit cells. How many address and data pins does...

  • Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many...

    Memory organization a) Suppose that a 32MB system memory is built from 32 1MB RAM chips. How many address lines are needed to select one of the memory chips? Suppose a system has a byte-addressable memory size of 4GB. How many bits are required for each address? Suppose that a system uses 16-bit memory words and its memory built from 32 1Mx 8 RAM chips. How large, in words, is the memory on this system? Suppose that a system uses...

  • Q2. (4 pts) A certain microprocessor (uP) has a 37-bit address bus and a 32-bit wide...

    Q2. (4 pts) A certain microprocessor (uP) has a 37-bit address bus and a 32-bit wide data bus. Here, similar to Q1, we are using byte packing, that is, we should be able to access each byte in the memory. Assume that you are using a memory chips organized as 128K by 8 bits. Q2-1.Divide the 37-bit address lines into page number bits, offset bits and byte address bits. Q2-2.How many 128K by 8 memory devices would you need to...

  • Please answer 2.6.1 2.6 The table below shows 32-bit values of an array stored in memory...

    Please answer 2.6.1 2.6 The table below shows 32-bit values of an array stored in memory Address Data 24 38 2 4 32 36 40 2.6.1 [5] <COD §§22, 2.3-For the memory locations in the table above, write C code to sort the data from lowest to highest, placing the lowest value in the smallest memory location shown in the figure. Assume that the data shown represents the C variable called Array, which is an array of type int, and...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT