Question

Provide a breadboard schematic and expected output timing diagram showing how your circuit should behave Using...

Provide a breadboard schematic and expected output timing diagram showing how your circuit should behave

Using any combination of the following components:

2 74HC00 quad 2-input NAND gate IC
1 74HC04 hex inverter IC
2 74HC08 quad 2-input AND gate IC
2 74HC32 quad 2-input OR gate IC
3 74HC74 dual D positive edge triggered flip-flop IC
1 74HC86 quad 2-input XOR gate IC
1 74HC157 quad 2-input multiplexer IC
1 CD74HCT390 dual decade counter IC
1 71256 32Kx8 SRAM IC
8 LED
10 220 Ω resistor
5 3.3k Ω resistor
1 8-pin DIP switch

1. a)design the following 3-bit counter that will cycles through prime numbers that can be represented by 3 bits. Treat all non-prime numbers as don't care states.

1. b) With LEDs; Initialize your counter, in turn, to each non-prime number and determine how your circuit behaves.

1. c) Provide a complete state diagram for your counter showing the mapping of all non-prime numbers into the main count sequence.

0 0
Add a comment Improve this question
Answer #1

Solution is little bit lengthy

Thumbs me up please.

Add a comment
Know the answer?
Add Answer to:
Provide a breadboard schematic and expected output timing diagram showing how your circuit should behave Using...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Verify that your design can be represented by the circuit below. 120 Full-Adder circuit Many of...

    Verify that your design can be represented by the circuit below. 120 Full-Adder circuit Many of the logic gates you require may not exist in standard TTL/CMOS 74 series family of logic. For example in future designs you may require a 50 input OR gate. The 74 series does not have a 50 input OR gate. For your 1 bit adder you will have the following devices: 1 quad 2 IP NAND, 1 TRIPLE 3 IP NAND, 7400 7410 7404...

  • from 6 to 1 and from 4 to 1 Draw the schematic diagram for the circuit...

    from 6 to 1 and from 4 to 1 Draw the schematic diagram for the circuit shown in Figure W1.1 using schematic capture software (refer Table 2). The drawing should include labels for DC supply and 1/O pin numbers as in the actual ic pin configuration (Refer AN2). W1.2 Instruction You are required to design and built a 1-digit decimal down counter from decimal value A to decimal valuie Ron a breadboard (refer ANI). Values of A and B will...

  • (a) Design an asynchronous Binary Coded Decimal (BCD) count-up counter using JK flip-flops. Draw the counter circuit clearly showing the configuration of the JK flip-flops and the necessary logic gat...

    (a) Design an asynchronous Binary Coded Decimal (BCD) count-up counter using JK flip-flops. Draw the counter circuit clearly showing the configuration of the JK flip-flops and the necessary logic gate(s). Sketch the input and output waveforms of this counter (7 Marks) (b) The binary up/down counter for a cargo lift controller in a 7-storey building has an up-down (UID) control input and a buzzer output (B). The buzzer will sound B 1) when the lift is at level 1 or...

  • please answer all thanks very much! Question 3 Shown below is a schematic diagram of a...

    please answer all thanks very much! Question 3 Shown below is a schematic diagram of a counter made up of three JK flip-flops. (d) Shown below is a master-slave D flip-flop. This is made using two gated D latches. The truth table for a gated D latch is also shown below. HIGH J J CLK ас ас ac Truth table: gated D latch D EN D D, Q. D, 0. 0 0 go CLK ΕΝΟ ENO: 0 0 1 0...

  • ANALYSIS Use your experimental results to analyze the circuit in terms of Kirchhoff net current fow...

    ANALYSIS Use your experimental results to analyze the circuit in terms of Kirchhoff net current fow into and out of each of the four nodes, and determine whetheC s Rules. Consider supported by your data. Determine the net voltage drop around at leaston Sign determine whether or not your data supports the loop rule. (Pay close attosed loops convention.) In adition, verify ir Ohm's law is satisfied for at least three resistors and for the total reji >Q12: Why do...

  • Can someone please show me a circuit diagram so i can see how to construct this...

    Can someone please show me a circuit diagram so i can see how to construct this on a bread board i am id 6 yhanks in advance EEET-2251: Course & Projoct Guide 2018 EEET-2251: Cousc &Projoct Guide 2018 affic Light Controller A single switch must set your HC74 based state machine to the initial state (the U state This lab will get you to design a simple controller for a pedestrian crossing based on synchronous digital logic. You will master...

  • need help for d,e,f OP-Amp Circuit R-20k Fig 1 1. Design an operational amplifier circuit using an LM741 op-amp an...

    need help for d,e,f OP-Amp Circuit R-20k Fig 1 1. Design an operational amplifier circuit using an LM741 op-amp and a 10k the diagram shown in Fig 1 to produce the output voltage feedback resistor that represents Clearly write your ID number in Table 1 Table 1 Your ID Number 3775。73 . Set up the roquired gain numbers as follows and write them in Table 2 Ai- the last digit of your ID number+5 A2-the 2ed last digit of your...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT