Assume memory access is 10 units of time and disk access is 10000 units of time. How much time is required to access the data?
in case a) the data is found in the memory
in case b) the data isn’t found in the memory
a) Since the data is found in memory, the access time is 10 units of time.
b) In order to determine if data is present in memory, first memory is accessed in 10 units of time. In case absent, disc access takes 10000 units of time. Hence. total time is 10010 units of time.
Assume memory access is 10 units of time and disk access is 10000 units of time....
Question 17 5 pts Assume we have primary memory access time of 82 nanoseconds, and a solid state disk with which memory access time on a swap is 107 microseconds. Compute the effective memory access time at a 0.07 page fault rate. Give your answer in nanoseconds using numbers only, and to two decimal places if necessary. Question 18 5 pts Assume we have primary memory access time of 96 nanoseconds, and a magnetic fixed disk with which memory access...
4B, 20%) compare performance of a Processor with cache vs. without cache. Assume an Ideal processor with 1 cycle memory access, CPI1 Assume main memory access time of 8 cycles Assume 40% instructions require memory data access Assume cache access time of I cycle Assume hit rate 0.90 for instructiens, 0.80 for data Assume miss penalty (time to read memory inte cache and from cache to Processor with cache processor) is 10 cycles >Compare execution times of 100-thousand instructions:
4B,...
Consider a demand-paging system with a paging disk that has an average access and transfer time of 20 milliseconds. Addresses are translated through a page table in main memory, with an access time of 1 microsecond per memory access. Thus, each memory reference through the page table takes two accesses. To improve this time, we have added an associative memory that reduces access time to one memory reference, if the page-table entry is in the associative memory. Assume that 80...
21. A system has the following characteristics: Memory Access (read/write) : 50ns disk access : 20ms TLB access : 10ns TLB hit ratio : 90% page fault ratio : 5% You may assume that all page faults require a block to be written. For this system, calculate effective memory access time assuming that 2level paging is used. Show your work.
Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line. (a) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the...
6. Memory Access Time [15 points] Consider a MIPS processor that includes a cache, a main memory, and a hard drive. Access times of cache memory, main memory, and hard drive are 5 ns, 200 ns, and 1000 ns, respectively. Assume that cache memory is divided into instruction cache and data cache. Assume that data cache has a 90% hit rate. Assume that main memory has a 98% hit rate and hard drive is perfect (it has a 100% hit...
Consider a demand-paging system with a paging disk that has an average access and transfer time of 20 milliseconds. Addresses are translated through a page table in main memory, with an access time of 1 microsecond per memory access. Thus, each memory reference through the page table takes two accesses. To improve this time, we have added an associative memory that reduces access time to one memory reference, if the page-table entry is in the associative memory. Assume that 80...
Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and valid in the cache, it can be found in 1 clock cycle If data is not found in the cache, 80 clock cycles are needed to get it from off- chip memory Designers are trying to improve the average memory access time to...
Problem 4 (13 points) Assume we have a demand-paged memory. Assume that the time needed to access the page table is negligible. It requires 8 milliseconds to handle a page fault if an empty page is available or the replaced page is not dirty, and 20 milliseconds if the replaced page is dirty. Memory access time is 100 nanoseconds. Assume that the page to be replaced is dirty 70 percent of the time. What is the maximum acceptable page-fault rate...
Assume that the: Clock rate is 2 GHz, L1 access time is 1 cycle, L2 access time is 10 cycles, Memory access time is 100 cycles, L1 hit rate is 60%, L2 hit rate is 70%. What is the average memory access time? (4 marks)