Formula of AMAT with hit ratio(h1) of One level cache( with access time L1):
amat = h1 * L1 + (1-h1)*M (M is the memory
access time)
As per question, L1 = 1 clock cycle, M = 80 clock cycle, h1=?(we
need to find out and amat = 2.4 clock cycles.
==> 2.4 = h1*1 + (1-h1)*80
==> 2.4 = h1 - 80h + 80
==> h1= 77.6/79 = 0.98227
==> h1 = 0.98(approx) hit ratio of L1 cache
h1
Formula of AMAT with two level cache,
L1 = access time for level 1 cache, h1 = hit ratio of level 1
cache, L2 = access time for Level 2 cache, h2 = hit ratio of level
2 cache, M = memory access time
amat = h1*L1 + (1-h1)(h2 * L2 + (1-h2)*M)
As per question, amat = 1.4545, h2=?(we need to find out) , L2 = 6
clock cycles and M = 80 clock cylces ( here M stands for off chip
access)
==> 1.4545 = 0.98*1 + (1-0.98)( h2*6 + (1-h2)*80 )
==> 1.4545 - 0.98 = 0.02*(6*h2 + 80 - 80*h2)
==> h2 = 0.76 (approx.)
Question 4 - [25 Points] Part (a) - Average Access Time (AMAT) The average memory access time for a microprocessor with One (1) level (L1) of cache is 2.4 clock cycles - If data is present and val...
a) Calculate the AMAT for a cache system with one level of cache between the CPU and Main Memory. Assume that the cache has a hit time of 1 cycle and a miss rate of 11%. Assume that the main memory requires 300 cycles to access (this is the hit time) and that all instructions and data can be found in the main memory (there are no misses). b) Let us modify the cache system from part (a) and add...
1. Cache memory (8pts) Consider adding cache to a processor-memory system design. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it takes only 4 clock cycles if the data happens to be in the cache and a total 20 clock cycles including the cache misses. a. What is the performance ratio of the cache system to the non-cache system given a hit rate of 80%? b. For what hit rate...
1. Cache memory (8pts) Consider adding cache to a processor-memory system desigrn. The microprocessor without cache needs 12 clock cycles to read a 16-bit word from the memory. With cache, it takes only 4 clock cycles if the data happens to be in the cache and a total 20 clock cycles including the cache misses a. What is the performance ratio of the cache system to the non-cache system given a hit rate of 80%? b. For what hit rate...
(a)What is the average memory access time (AMAT) if a cache uses write-back strategy and 20% of the data blocks to be swapped out are dirty. Assume that the miss rate is 15%, the hit time of the cache is 1 cycle and the miss penalty is 8 cycles for the data blocks that are not dirty and 20 cycles for those blocks that are dirty. (b) What is the speedup up if we add a “write-buffer” that eliminates 40%...
AMAT = Time for a hit + (Miss rate x Miss penalty)
For a data cache with a 4% miss rate and a 5-cycle hit latency, calculate the average memory access time (AMAT). Assume that latency to memory and the cache miss penalty together is 100 cycles. Note: The cache must be accessed after memory returns the data.
A new smartphone just out on the market has a L1 cache with an access time of 1 cycle, an L2 cache with an access time of 5 cycles and DRAM with access time of 30 cycles. The latest benchmarks indicate that for most applications the L1 hit rate is 80% and L2 hit rate is 95%. Compute the Average Memory Access Time for the memory hierarchy in this device. (More interested in the explanation of how to get the...
Assume that the: Clock rate is 2 GHz, L1 access time is 1 cycle, L2 access time is 10 cycles, Memory access time is 100 cycles, L1 hit rate is 60%, L2 hit rate is 70%. What is the average memory access time? (4 marks)
Q4. CISC/RISC and Cache Memory (24pts) Q4-1. Assume that UltraSpark-like processor has an L1 cache with the following specifications: 40-bit wide address and 64-bit wide data busses On-chip instruction cache Cache is 16K bytes, organized as a 2-way set associative Cache line (block) size = 64 bytes 200 MHz clock frequency Average cache hit rate = 90% Instructions located in cache execute in 1 clock cycle Instructions that are not found in the on-chip cache will cause the processor to...