The cache hit rate to execute a given code is 92%, what is the miss rate?

Question

Question

engineering Computer-Science

Answer 1

Answer #1

miss rate = 100 - hit rate
          = 100-92 = 8 %

8 %

Answer 2

Similar Homework Help Questions

AMAT = Time for a hit + (Miss rate x Miss penalty) For a data cache...

AMAT = Time for a hit + (Miss rate x Miss penalty) For a data cache with a 4% miss rate and a 5-cycle hit latency, calculate the average memory access time (AMAT). Assume that latency to memory and the cache miss penalty together is 100 cycles. Note: The cache must be accessed after memory returns the data.
Assume the miss rate of an instruction cache is 3% and the miss rate of the...

Assume the miss rate of an instruction cache is 3% and the miss rate of the data cache is 5%. If a processor has a CPI of 2 without any memory stalls and the miss penalty is 120 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 36%. *The size of the tag field-64- (n + m 2). ** The total...
(a) Given a 100 MHz machine with a with a miss penalty of 20 cycles, a hit time of 2 cycles, and ...

(a) Given a 100 MHz machine with a with a miss penalty of 20 cycles, a hit time of 2 cycles, and a miss rate of 5%, calculate the average memory access time (AMAT). (b) Suppose doubling the size of the cache decrease the miss rate to 3%, but causes the hit time to increases to 3 cycles and the miss penalty to increase to 21 cycles. What is the AMAT of the new machine?

A particular computer has a single level cache with a miss rate of 6.85%. You are...

A particular computer has a single level cache with a miss rate of 6.85%. You are required to design a second level cache that brings the global miss rate of the whole cache system to 3.98%. what would be the miss rate percent required for the second level cache?
Base machine has a 2.4GHz clock rate. There is L1 and L2 cache. L1 cache is...

Base machine has a 2.4GHz clock rate. There is L1 and L2 cache. L1 cache is 256K, direct mapped write through. 90% (read) hit rate without penalty, miss penalty is 4 cycles. (cost of reading L2) All writes take 1 cycle. L2 cache is 2MB, 4 way set associative write back. 95% hit rate, 60 cycle miss penalty (cost of reading memory). 30% of all instructions are reads, 10% writes. All instructions take 1 cycle - except reads which take...
For a special computer system with 3 levels of cache, here are the hit times and...

For a special computer system with 3 levels of cache, here are the hit times and miss % for the different levels of cache Please calculate the access time for this computer system. Hit Miss% L1 Cache 1 Cycle 5% L2 Cache 5 Cycles 10% L3 Cache 20 Cycles 15% Main Memory 100 Cycles 20%

For gcc, the frequency for all loads and stores is 36%. Instruction cache miss rate is...

For gcc, the frequency for all loads and stores is 36%. Instruction cache miss rate is 5%. Data cache miss rate is 10%. If a machine has a CPI of 2 without memory stalls and the miss penalty is 40 cycles for all misses, how much faster is a machine with a perfect cache? increase the performance by doubling its clock rate. Since the main memory speed is unlikely to change, assume that the absolute time to handle a cache...
Assume a cache with a write-through policy, non-write allocate. Your cache has a miss rate of...

Assume a cache with a write-through policy, non-write allocate. Your cache has a miss rate of 5%. There is a 150 cycle miss penalty. Additionally, it takes an extra 30 cycles to do a write. Your program has a base CPI of 1, is 20% loads, and 5% stores. What will its CPI be?
Suppose you have a machine with separate I- and D- caches. The miss rate on the...

Suppose you have a machine with separate I- and D- caches. The miss rate on the I-cache is 2.6% , and on the D-cache 3.8%. On an I-cache hit, the value can be read in the same cycle the data is requesfed. On a D-cache hit, one additional cycle is required to read the value. The miss penalty is 100 cycles for data cache, 150 for I-cache. 40% of the instructions on this RISC machine are LW or SW instructions,...

why the miss rate is decrease as the number of blocks in cache increases ?????

why the miss rate is decrease as the number of blocks in cache increases ?????