Question

Design 3- to – 8 decoder using logic gates with enabler, AND, NOT, etc..? Design 3- to – 8 decoder using only two 2-to-4 decoders graphical blocks, use enabler input? a) Design a 3-bit ripple-carry adder using AND, OR, NOT, EXOR, etc.; include carry-in (Cin), carry-out (Cout) and overflow input/output signals? Note: Design for 1-bit first, then extrapolate to 4-bit using 1-bit full-adder graphical block. Design a 3-bit ripple-carry subtractor using AND, OR, NOT, EXOR, etc..; include carry-in (Cin), carry-out (Cout) and overflow input/output signals. Note: Design for 1-bit first, then extrapolate to 3-bit using functional block of 1-bit full-adder.

Answer 1

s to 8 Decoder using aie tes En A C En ABC Yo En ARC Y EnABC

DeodsrY En Decode. ;/p's, on」 to imple me nt 3tog. Decode. enaiuup pecodon① ;l n active sote. if citi, De colon ② ;s in active Stete.

Half Adder: fr l bir eddition Sum: ADB carry . A, B uall Adel using hal Adle oO1 0

carry AAnBin 8 Cin , A Bo A Co Cin Ci So 3 The above circajt implarenle d 내グ4-ful, adden bloc

Half sub tra cter i Lzyic circui DiHerence Bartow

Fall Sustra ctoy Binxy o淋evente Borrow oo O oO oto CL - DİHerenu -Barroco

3 bit Ripple carry Sltha cior ugng All Aders. Bo Cin Cj The above CircuH1 /3 、mPlem ent by uting Complemont Subha on