Question

Show an instruction schedule for a the instruction "STORE" with syntax "STR Rx, Ry" that will sto...

  1. Show an instruction schedule for a the instruction "STORE" with syntax "STR Rx, Ry" that will store the contents of Ry into the memory location Rx (i.e., Memory[Rx] <= Ry).
  2. Show an instruction schedule for the instruction "SUBTRACT" with syntax "SUB Rx, Ry" that will subtract the value of Ry from Rx and place the result in Rx (i.e., Rx <= Rx - Ry).
0 0
Add a comment Improve this question Transcribed image text
Answer #1

(1) Processor execute any instruction through three basic process: 1. Fetch the instruction 2. Decode 3. Execute STORE instruExecute the instruction STR Rx, Ry The instruction gets executed through following steps: 1. During the first cycle, the proc(2) SUBTRACT instruction is used to calculate the difference between two numbers (group of eight bits in binary) stored in twExecute the instruction SUB Rx, Ry The instruction gets executed through following steps: 1. During the first cycle, the proc

Add a comment
Know the answer?
Add Answer to:
Show an instruction schedule for a the instruction "STORE" with syntax "STR Rx, Ry" that will sto...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • Consider a hypothetical computer with an instruction set of only two n-but instructions. The firs...

    Consider a hypothetical computer with an instruction set of only two n-but instructions. The first bit specifies the opcode, and the remaining bits specify one of the 2-1 n-bit words of main memory. The two instructions are as follows: SUBS X: Subtract the contents of location X from the accumulator, and store the result in location X and the accumulator JUMP X: Place address X in Program Counter A word in memory may contain either an instruction or a binary...

  • Consider a hypothetical computer with an instruction set of only two n-bit instruc- tions.The first bit...

    Consider a hypothetical computer with an instruction set of only two n-bit instruc- tions.The first bit specifies the opcode, and the remaining bits specify one of the 2-1 n-bit words of main memory. The two instructions are as follows: 12.7 SUBS X Subtract the contents of location X from the accumulator, and store the result in location X and the accumulator. Place address X in the program counter JUMPX A word in main memory may contain either an instruction or...

  • The AVR provides a rich instruction set to support high-level languages. The AVR address- ing modes...

    The AVR provides a rich instruction set to support high-level languages. The AVR address- ing modes also simplify the access of complex data structures. The AVR has a version of the ADD instruction that includes the C flag as one of the source operands, which enables multiple- precision addition operation. The AVR also has a version of the SUB instruction that includes the C flag as one of source operands and hence is used to perform multiprecision subtraction operation. The...

  • Instruction set architecture R: register X, Y, Opl, Op2: Operand Quantity: constant value EA: Effective memory address Opcode Operation Name MOV X, Y XCH Opl, Op2 ADD X, Y SUB X,Y SAL Op, Quantity...

    Instruction set architecture R: register X, Y, Opl, Op2: Operand Quantity: constant value EA: Effective memory address Opcode Operation Name MOV X, Y XCH Opl, Op2 ADD X, Y SUB X,Y SAL Op, Quantity SAR Op, Quantity Shift Arithmetic Right on Op for Quantity SHR Op Quanti AND X, Y OR X, Y XOR X, Y NOT X LOADR, A LOAD R, (A STORE R, A STORE R, (A Description Move data from Y to X Exchange Op1 with Op2...

  • A microprocessor has a decrement memory direct instruction, which subtracts 1 from the value in a...

    A microprocessor has a decrement memory direct instruction, which subtracts 1 from the value in a memory location. The instruction has five stages: fetch opcode (two bus clock cycles), fetch operand address (five cycles), fetch operand (five cycles), subtract 1 from operand (four cycles), and store operand (two cycles). a. By what amount (in percent) will the duration of the instruction increase if we have to insert one bus wait state in each memory read and memory write operation? b....

  • 1. Translate the following tasks into a single ARM instruction: a. Add 32 times of the...

    1. Translate the following tasks into a single ARM instruction: a. Add 32 times of the content of registers r0 and the content of r1 only if N is clear. Store the result in register r2 b. Subtract the content of register r0 from 0x990 and put the results in register r3 only if C is set and Z is clear. c. Clear the 2nd least significant byte of the content of register r1, i.e., store (00000000)2 in it, and...

  • 1. Please show only structural hazards. mov [100], [150] mov [200], [250] add [150], [250], r3...

    1. Please show only structural hazards. mov [100], [150] mov [200], [250] add [150], [250], r3 sub r3, #5, r4 add r3, #2, r5 div r4, r5, r6 Instruction encoding: instruction op1, op2, result; [xxxx] – memory address; #x – constant; rx – register. 2. Please show only data hazards. mov [100], [150] mov [200], [300] add [100], [150], [300] add [300], #100, [322] add [300], #200, [333] sub [250], [333], [326] 4. Write program (in pseudo assembler code) for...

  • Section B - ARM Assembly Language (25 marks) An ARM instruction set summary is provided at...

    Section B - ARM Assembly Language (25 marks) An ARM instruction set summary is provided at the end of this paper 1. (5 marks) Consider the following assembly instruction STMFD r13!, (r5-6} Before executing this instruction, registers hold the following values: Register Value Register r9 Value r4 0x00400040 0x00000000 r5 r10 0x11223344 0x00800080 r6 0x55667788 r11 0x10001000 r7 0x99aabbcc r12 0x20002000 r8 exddeeff00 r13 ex40004000 What memory locations are affected after executing the above instruction? In a table, with a...

  • (c.) What is an assembler language and what are the advantages of using one in comparison...

    (c.) What is an assembler language and what are the advantages of using one in comparison to machine code? (6 marks) (d.)The Little Man model of a computer system uses a single-digit op-code and 2-digit memory addressing and has the following instructions defined where the address portion is shown as Op. Code Description 1xx 2xx Add value in memory to accumulator Subtract value in memo Store accumulator value to memo Load value in memory to accumulator Branch to memory location...

  • ) Identify the hexadecimal value moved to the destination by each of the following instruction below...

    ) Identify the hexadecimal value moved to the destination by each of the following instruction below based on the given data declaration. Assume that the offset of byteVal is 00000000H data byteVal wordVal dwordVal aString BYTE 1,2,3,4 WORD 1000H,2000H,3000H,4000H DWORD 12345678H,34567890H BYTE "ABCDEFG",0 ax,offset byteVal i. mov dx,wordVal i. mov al,aString+2 i11. mov dx,wordVal+4 iv. mov mov eax,offset byteVal+2 V. CO2 (10 marks) d) The incomplete program below used to find the multiplication product of the given numbers by 4...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT