Design a decade counter using the following 2-4-2-1 weighted code for decimal digits. Use NAND gates and T flip-flops.

Solution:
The Excitation Table of 2-4-2-1 counter is:

It can be illustrated through T Flipflops & the excitation table of T Flipflop is:


The K-Maps for input TA,TB,TC,TD & corresponding expressions obtained from K-Maps are:

From these map we obtain expressions:

& Here is the Modulo-10 counter:

Design a decade counter using the following 2-4-2-1 weighted code for decimal digits. Use NAND gates...
3. (2 10 20 points) Design a decade counter using a 2-4-2-1 weighted code for decimal digits (see table below) using the following flip-flop types: a. D Flip-flops S-R Flip-flops b. Digit ABCD 0000 1 0001 2 0010 3 0011 4 0100 1011 6 1100 7 1101 8 1110 1111 4. (6 points) Redraw the circuit from problem 3.a. using NAND gates only.
3. (2 10 20 points) Design a decade counter using a 2-4-2-1 weighted code for decimal digits...
14?
14. Design a cyclic counter that produces the binary sequence 0, 2, 3,1. o..if the control signal X is 0 but produces the binary sequence 0, 1,3,2.0, if the control signal X is1.Use D flip-flops. (a) Draw the state diagram; (6 points (b) Draw the input, present state-next state, excitation table: (6 points) (c) Derive the minimal SOP expressions for the D inputs of the flip-flops using K-maps. Draw the logic circuit realization of the counter, using only NAND...
(a) Design an asynchronous Binary Coded Decimal (BCD) count-up counter using JK flip-flops. Draw the counter circuit clearly showing the configuration of the JK flip-flops and the necessary logic gate(s). Sketch the input and output waveforms of this counter (7 Marks) (b) The binary up/down counter for a cargo lift controller in a 7-storey building has an up-down (UID) control input and a buzzer output (B). The buzzer will sound B 1) when the lift is at level 1 or...
UP/DOWN counter: Design a modulus-14 up/down counter using decade J-K flip-flops.
3. Use the D-type flip-flops and logic gates to design a counter with the following repeated binary sequence: 0,2,1,3,4,7,5,6. Here, you need to use the best suited state encoding scheme to reduce the number of logic gates. Mention the encoding scheme you want to implement.
Use the gated SR latch design with only NAND gates to design a gated SR flip–flop. The stored bit Q can only change on the positive edge (rising edge) of the clock cycle. Draw the circuit using only logic gates and create a symbol for the flip–flop you designed.
-Design a gated SR latch using NAND or NOR gates. -Design a negative edge D master-slave flip-flop using the SR latch designed above -Design the D-flip-flop using the “truly” edge-triggered approach using NOR gates
design a Excess-3-to-BCD code converter using minimum number of NAND gates
Design a counter that counts in the sequence assigned to you. 000, 011, 101, 111, 010, 110, (repeat) 000, ... Use D flip-flops, NAND gates, and inverters. Draw your circuit explicitly showing all connections to gate and flip-flop inputs. Explicitly means that you should draw in all wires, don’t just label the inputs and outputs. Show switches connected to the Preset and Clear inputs of the flip-flops. Use one switch for all clears and a separate switch for each preset....
> CAN U PLEASE MENTION HOW TA, TB, TC, and TD are obtained in table
?
YASH SANGALE Thu, Nov 18, 2021 1:36 AM