Question

QUESTION 3 Datapaths (25 Marks) You are provided with a logic circuit that performs the following: if C 1 or X>Y, Out a) othe

Question a to d please.

0 0
Add a comment Improve this question Transcribed image text
Answer #1

3-bi gude comporkon.- A,A, Ao e Ouf Put y it ro e AZB on A B ) A< 8 3 bit Comfwato AKB TF A-B then 21 îtis Possible if A2 BA>B CNCut diogyam A2 Ao A-B A< B AZB hed with nscannerVHDL Cale oy 3-hit ComPctor.- use EEE Std-1aic C Compato-3bit Port A,B in Std-logic-Vectos (2 downto o) A lersBout std-loic A

Add a comment
Know the answer?
Add Answer to:
Question a to d please. QUESTION 3 Datapaths (25 Marks) You are provided with a logic...
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for? Ask your own homework help question. Our experts will answer your question WITHIN MINUTES for Free.
Similar Homework Help Questions
  • b. Suppose you are provided with a 4-bit ripple carry adder. It has the following entity...

    b. Suppose you are provided with a 4-bit ripple carry adder. It has the following entity declaration and schematic representation А(3:0] B[3: entity fourbit FA is portA, B in std logic_vector (3 downto 0); 4-bit RCA Cin in std_logic; S out stdlogic_vector (3 downto 0) Cout out std logic: Cin Cout S3:0] end fourbitFA Create a VHDL architecture for the following circuit (15 Marks) C3:0] D[3:0] A[3:0] B[3:0] Е[3:0] F[3:0] 4-bit RCA 4-bit RCA inA 4-bit RCA CinB CinC Coutl...

  • PROBLEM 3 (16 PTS) ▪ With a D flip flop and logic gates, sketch the circuit...

    PROBLEM 3 (16 PTS) ▪ With a D flip flop and logic gates, sketch the circuit whose excitation equation is given by: PROBLEM 3 (16 PTS) • With a D flip flop and logic gates, sketch the circuit whose excitation equation is given by: Qit+1) + y + Q(t) + y(t) (4 pts) • Complete the timing diagram of the circuit whose VHDL description is shown below. Also, get the excitation equation for q. library ieee: elsaf (cll'event and clk...

  • number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary...

    number 4 and 5 please! PROBLEM STATEMENT A logic circuit is needed to add multi-bit binary numbers. A 2-level circuit that would add two four-bit numbers would have 9 inputs and five outputs. Although a 2-level SOP or POS circuit theoretically would be very fast, it has numerous drawbacks that make it impractical. The design would be very complex in terms of the number of logic gates. The number of inputs for each gate would challenge target technologies. Testing would...

  • Question 18 (5 points) LIBRARY ece USE ieee.std logic 1164.all ENTITY prob6 21 IS PORT (w...

    Question 18 (5 points) LIBRARY ece USE ieee.std logic 1164.all ENTITY prob6 21 IS PORT (w IN STD LOGIC VECTOR(3 DOWNTO 0) y: OUT STD LOGIC VECTOR(I DOWNTO 0)); END prob6 21 ARCHITECTURE Behavior OF prob6 21 IS BEGIN WITH w SELECT y <= "O0" WHEN "0001" ..01.. WHEN "O010", "10" WHEN 0100" 11" WHEN OTHERS END Behavior What type of circuit does the VHDL code represents? 4-bit shifter a 4-to-2 binary encoder A two bit multiplier None of the...

  • Some questions may require well bulum 1. HDL stands for? a. Hardware Design Language b. Hardware...

    Some questions may require well bulum 1. HDL stands for? a. Hardware Design Language b. Hardware Development Language c. Hardware Description language d. Hot Dry Land 2. What is the basic building unit of a VHDL design? a. Blocks b. Cubes c . Dices d. Bricks 3. What reserved word do all VHDL entities end with? a. entity b. use c. port d. end d. IEEE 4. Which block describes a design's interface? a. entity b. architecture c. library 5....

  • I'm having a hard time writing code for vhdl. Trying to get a 4 bit multipiler...

    I'm having a hard time writing code for vhdl. Trying to get a 4 bit multipiler with full adder, however I keep getting errors. Was wondering if you can help me with my code. The question is to design a 4-bit multiplier in VHDL by using component statements. library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; --entity declaration entity multi is port( A: in std_logic_vector (3 downto 0); B: in std_logic_vector (3 downto 0); P: out std_logic_vector (7 downto 0)...

  • Name: ·5. (10 lts) Find and correct errors in the following VHDL ed. IEEE ; library use IEEE . STD LOGIC-1104 . all...

    Name: ·5. (10 lts) Find and correct errors in the following VHDL ed. IEEE ; library use IEEE . STD LOGIC-1104 . all; entity cicuitl is port (a, b, elk: in STD_LOGIC: This part of the code its correct.That is, the entity definition and the 1ibraries are written correctly S out STD LOGIC) ond; architecture synth of eicuiti is begin This part of the code ธhould be a process that groups input a and input b together to forn a...

  • In this problem, you will design a 4-bit 2's complement sub tractor, implement it in Logic...

    In this problem, you will design a 4-bit 2's complement sub tractor, implement it in Logic works, and test it. The 4-bit sub tractor works as follows: given two numbers X and Y in 2's complement binary representation on 4 bits, it outputs a 4-bit value representing X - Y in 2's complement. To obtain full marks, the following requirements must be met: You are only allowed to use basic gates, including NOT, AND, OR, NAND, NOR, XOR, XNOR. (You...

  • PROBLEM 3 (13 PTS) a) The following circuit has the following logic function: f = $a+sb....

    PROBLEM 3 (13 PTS) a) The following circuit has the following logic function: f = $a+sb. ✓ Complete the truth table of the circuit, and sketch the logic circuit (3 pts) 011 b) We can use several instances of the previous circuit to implement different functions. (10 pts) . For example, the following selection of inputs produce the function: g-X1X + Xxx Demonstrate that this is the case. ini in2 i n3 in | in in6in 0 0 x ....

  • Please fully answer BOTH parts of the question (a) and (b). a) Draw the high level...

    Please fully answer BOTH parts of the question (a) and (b). a) Draw the high level synthesized diagram of the following VHDL code. What does the following circuit do? Write the sequence of output generated by this circuit. library ieee; use ieee.std_logic_1164.all; entity sequence is port ( cout :out std_logic_vector (3 downto 0); clk :in std_logic; reset :in std_logic ); end entity; architecture rtl of sequence is signal count :std_logic_vector (3 downto 0); begin process (clk) begin if (rising_edge(clk)) then...

ADVERTISEMENT
Free Homework Help App
Download From Google Play
Scan Your Homework
to Get Instant Free Answers
Need Online Homework Help?
Ask a Question
Get Answers For Free
Most questions answered within 3 hours.
ADVERTISEMENT
ADVERTISEMENT